

INSTRUCTION EXECUTION TIMES



In This Appendix...

Introduction	C-2
Boolean Instructions	C-3
Comparative Boolean Instructions	C-4
Bit of Word Boolean Instructions	C-13
Immediate Instructions	C-14
Timer, Counter and Shift Register Instructions	C-15
Accumulator Data Instructions	C-16
Logical Instructions	C-18
Math Instructions	C-20
Differential Instructions	C-23
Bit Instructions	C-24
Number Conversion Instructions	C-25
Table Instructions	C-25
CPU Control Instructions	C-27
Program Control Instructions	C-27
Interrupt Instructions	C-28
Network Instructions	C-28
Intelligent I/O Instructions	C-28
Message Instructions	C-29
RLLPLUS Instructions	C-29
DRUM Instructions	C-29
Clock / Calender Instructions	C-30
Modbus Instructions	C-30
ASCII Instructions	C-30

Introduction

This appendix contains several tables that provide the instruction execution times for the DL205 CPUs. One thing you will notice is that many of the execution times depend on the type of data being used with the instruction. For example, you'll notice that some of the instructions that use V-memory locations are further defined by the following items:

- Data Registers
- Bit Registers

V-Memory Data Registers

Some V-memory locations are considered data registers. For example, the V-memory locations that store the timer or counter current values, or just regular user V-memory, would be considered as a V-memory data register. Don't think that you cannot load a bit pattern into these types of registers, you can. It's just that their primary use is as a data register. The following locations are considered as data registers.

Data Registers	DL230	DL240	DL250-1	DL260
Timer Current Values	V0 - V77	V0 - V177	V0 - V377	V0 - V377
Counter Current Values	V1000 - V1077	V1000 - V1177	V1000 - V1177	V1000 - V1377
User Data Words	V2000 - V2377 V4000 - V4177	V2000 - V3777 V4000 - V4377	V1400 - V7377 V10000 - V17777	V400 - V777 V1400 - V7377 V10000 - V35777


V-Memory Bit Registers

You may recall that some of the discrete points such as X, Y, C, etc., are mapped automatically into V-memory. The following locations that contain this data are considered bit registers.

Bit Registers	DL230	DL240	DL250-1	DL260
Input Points (X)	V40400 - V40407	V40400 - V40423	V40400 - V40437	V40400 - V40477
Output Points (Y)	V40500 - V40507	V40500 - V40523	V40500 - V40537	V40500 - V40577
Control Relays (C)	V40600 - V40617	V40600 - V40617	V40600 - V40677	V40600 - V40777
Timer Status Bits	V41100 - V41103	V41100 - V41107	V41100 - V41117	V41100 - V41177
Counter Status Bits	V41040 - V41143	V41040 - V41147	V41040 - V41147	V41140 - V41157
Stages	V41000 - V41017	V41000 - V41037	V41000 - V41077	V41000 - V41077

How to Read the Tables

Some of the instructions can have more than one parameter. For example, the SET instruction shown in the ladder program to the right can set a single point or a range of points.



In these cases, execution times depend on the number and type of parameters. The execution time tables list execution times for both situations, as shown below:

SET	1st #: X, Y, C, 2nd #: X, Y, C, S (N pt)	9.2 μ s 9.6 μ s + 0.9 μ s x N
RST	1st #: X, Y, C, 2nd #: X, Y, C, S (N pt)	9.2 μ s 9.6 μ s + 0.9 μ s x N

Execution depends on numbers of locations and types of data used

Boolean Instructions

Boolean Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
STR	X, Y, C, T, CT, S, SP	3.3 μs	3.3 μs	1.4 μs	1.4 μs	.67 μs	0 μs	.67 μs	0 μs
STRN	X, Y, C, T, CT, S, SP	3.9 μs	3.9 μs	1.6 μs	1.6 μs	.67 μs	0 μs	.67 μs	0 μs
OR	X, Y, C, T, CT, S, SP	2.7 μs	2.7 μs	1.0 μs	1.0 μs	.51 μs	.51 μs	.51 μs	.51 μs
ORN	X, Y, C, T, CT, S, SP	3.3 μs	3.3 μs	1.4 μs	1.4 μs	.55 μs	.55 μs	.55 μs	.55 μs
AND	X, Y, C, T, CT, S, SP	2.1 μs	2.1 μs	0.8 μs	0.8 μs	.42 μs	.42 μs	.42 μs	.42 μs
ANDN	X, Y, C, T, CT, S, SP	2.7 μs	2.7 μs	1.2 μs	1.2 μs	.51 μs	.51 μs	.51 μs	.51 μs
ANDSTR	None	1.2 μs	1.2 μs	0.7 μs	0.7 μs	.37 μs	.37 μs	.37 μs	.37 μs
ORSTR	None	1.2 μs	1.2 μs	0.7 μs	0.7 μs	.37 μs	.37 μs	.37 μs	.37 μs
OUT	X, Y, C	3.4 μs	3.4 μs	7.95 μs	7.65 μs	1.82 μs	1.82 μs	1.82 μs	1.82 μs
OROUT	X, Y, C	8.6 μs	8.6 μs	8.25 μs	8.4 μs	2.09 μs	2.09 μs	2.09 μs	2.09 μs
NOT		-	-	-	-	1.04 μs	1.04 μs	1.04 μs	1.04 μs
SET	1st #: X, Y, C, S, 2nd #: X, Y, C, S (N pt)	17.4 μs	6.8 μs	11.4 μs	8.4 μs	9.2 μs	1.0 μs	9.2 μs	1.0 μs
		12.0 μs + 5.4 μs x N	6.8 μs	11.0 μs + 7.0 μs x N	8.4 μs	9.6 μs + 0.9 μs x N	1.1 μs	9.6 μs + 0.9 μs x N	1.1 μs
RST	1st #: X, Y, C, S 2nd #: X, Y, C, S (N pt)	17.7 μs	6.8 μs	11.4 μs	8.4 μs	9.2 μs	1.0 μs	9.2 μs	1.0 μs
		10.5 μs + 5.2 μs x N	6.8 μs	11.0 μs + 7.0 μs x N	8.4 μs	9.6 μs + 0.9 μs x N	1.1 μs	9.6 μs + 0.9 μs x N	1.1 μs
	1st #: T, CT 2nd #: T, CT (N pt)	31.6 μs 17 μs + 14.6 μs x N	6.8 μs 6.8 μs	29.0 μs 24.3 μs + 4.7 μs x N	8.4 μs 8.4 μs	25.7 μs 16.8 μs + 2.7 μs x N	1.1 μs 1.4 μs	25.7 μs 16.8 μs + 2.7 μs x N	1.1 μs 1.4 μs
PAUSE	1wd: Y 2wd: Y (N points)	19.0 μs	19.0 μs	13.0 μs	13.0 μs	5.6 μs	5.4 μs	5.6 μs	5.4 μs
		15 μs + 4 μs x N	15 μs + 4 μs x N	11 μs + 3 μs x N	11 μs + 3 μs x N	9.2 μs + 0.3 μs x N	4.8 μs	9.2 μs + 0.3 μs x N	4.8 μs



Comparative Boolean Instructions

Comparative Boolean Instructions			DL230		DL240		DL250-1		DL260		
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
	STRE	1st	2nd								
V: Data Reg.		V: Data Reg.	77 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	158 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
V: Bit Reg.		V: Data Reg.	158 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	240 µs	13.8 µs	225 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	139 µs	13.8 µs	135 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	231 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	324 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
P: Indir. (Data)		V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.7 µs	27.7 µs	27.7 µs	27.7 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
P: Indir. (Bit)		V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.7 µs	27.7 µs	27.7 µs	27.7 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
STRNE		1st	2nd								
		V: Data Reg.	V: Data Reg.	77 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
			V: Bit Reg.	158 µs	13.8 µs	136 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
	K: Constant		57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
	P: Indir. (Data)		-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
	P: Indir. (Bit)		-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
	V: Bit Reg.	V: Data Reg.	158 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	240 µs	13.8 µs	225 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	139 µs	13.8 µs	135 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	231 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	324 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		V: Bit Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		V: Bit Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	

Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions			DL230		DL240		DL250-1		DL260		
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
ORE	<i>1st</i>	<i>2nd</i>									
	V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	140 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
	V: Bit Reg.	V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	239 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	230 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	324 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		V: Bit Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	50.4 µs	50.4 µs	50.4 µs	50.4 µs	
		P: Indir. (Bit)	-	-	-	-	50.4 µs	50.4 µs	50.4 µs	50.4 µs	
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		V: Bit Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	50.4 µs	50.4 µs	50.4 µs	50.4 µs	
		P: Indir. (Bit)	-	-	-	-	50.4 µs	50.4 µs	50.4 µs	50.4 µs	
	ORNE	<i>1st</i>	<i>2nd</i>								
		V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
			V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
			K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
			P: Indir. (Data)	-	-	141 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
			P: Indir. (Bit)	-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		V: Bit Reg.	V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
V: Bit Reg.			239 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
K: Constant			137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
P: Indir. (Data)			-	-	230 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
P: Indir. (Bit)			-	-	323 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
P: Indir. (Data)		V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
P: Indir. (Bit)		V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	

C

Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions			DL230		DL240		DL250-1		DL260		
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
C ANDE	1st	2nd									
	V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	139 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	233 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
	V: Bit Reg.	V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	239 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	229 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	322 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
	ANDNE	1st	2nd								
		V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
			V: Bit Reg.	158 µs	12.0 µs	133 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
K: Constant			55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
P: Indir. (Data)			-	-	139 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
P: Indir. (Bit)			-	-	233 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
V: Bit Reg.		V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	239 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	229 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	323 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
P: Indir. (Data)		V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
P: Indir. (Bit)		V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	

Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions			DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
STR	<i>1st</i>	<i>2nd</i>								
	T, CT	V: Data Reg.	76 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	<i>1st</i>	<i>2nd</i>								
	V: Data Reg.	V: Data Reg.	78 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	159 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	V: Bit Reg.	V: Data Reg.	159 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	241 µs	13.8 µs	225 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	139 µs	13.8 µs	135 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	231 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	324 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs

C

Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions			DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
STRN	<i>1st</i>	<i>2nd</i>								
	T, CT	V: Data Reg.	78 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	13.8 µs	136 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	<i>1st</i>	<i>2nd</i>								
	V: Data Reg.	V: Data Reg.	78 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	159 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	V: Bit Reg.	V: Data Reg.	159 µs	13.8 µs	136 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	241 µs	13.8 µs	225 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	139 µs	13.8 µs	135 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	231 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	324 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs

Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions			DL230		DL240		DL250-1		DL260		
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
	OR	1st	2nd								
T, CT		V: Data Reg.		75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.		158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant		55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)		-	-	140 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)		-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
1st		2nd									
V: Data Reg.		V: Data Reg.		75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.		158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant		55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)		-	-	140 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)		-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
V: Bit Reg.		V: Data Reg.		158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.		240 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant		137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)		-	-	230 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)		-	-	323 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
P: Indir. (Data)		V: Data Reg.		-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.		-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant		-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)		-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)		-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
P: Indir. (Bit)		V: Data Reg.		-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.		-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant		-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)		-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)		-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs

C

Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions			DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
ORN	1st	2nd								
	T, CT	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	140 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	1st	2nd								
	V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	141 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	V: Bit Reg.	V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	240 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	230 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	324 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs

Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions			DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
AND	<i>1st</i>	<i>2nd</i>								
	T, CT	V: Data Reg.	76 μ s	12.0 μ s	44 μ s	13.9 μ s	7.6 μ s	7.6 μ s	7.6 μ s	7.6 μ s
		V: Bit Reg.	158 μ s	12.0 μ s	134 μ s	13.9 μ s	7.6 μ s	7.6 μ s	7.6 μ s	7.6 μ s
		K: Constant	55 μ s	12.0 μ s	44 μ s	13.9 μ s	4.8 μ s	4.8 μ s	4.8 μ s	4.8 μ s
		P: Indir. (Data)	-	-	139 μ s	109.0 μ s	30.2 μ s	30.2 μ s	30.2 μ s	30.2 μ s
		P: Indir. (Bit)	-	-	233 μ s	113.0 μ s	30.2 μ s	30.2 μ s	30.2 μ s	30.2 μ s
	<i>1st</i>	<i>2nd</i>								
	V: Data Reg.	V: Data Reg.	75 μ s	12.0 μ s	44 μ s	13.9 μ s	7.6 μ s	7.6 μ s	7.6 μ s	7.6 μ s
		V: Bit Reg.	158 μ s	12.0 μ s	134 μ s	13.9 μ s	7.6 μ s	7.6 μ s	7.6 μ s	7.6 μ s
		K: Constant	55 μ s	12.0 μ s	44 μ s	13.9 μ s	4.8 μ s	4.8 μ s	4.8 μ s	4.8 μ s
		P: Indir. (Data)	-	-	140 μ s	109.0 μ s	30.2 μ s	30.2 μ s	30.2 μ s	30.2 μ s
		P: Indir. (Bit)	-	-	233 μ s	113.0 μ s	30.2 μ s	30.2 μ s	30.2 μ s	30.2 μ s
	V: Bit Reg.	V: Data Reg.	158 μ s	12.0 μ s	134 μ s	13.9 μ s	7.6 μ s	7.6 μ s	7.6 μ s	7.6 μ s
		V: Bit Reg.	240 μ s	12.0 μ s	223 μ s	13.9 μ s	7.6 μ s	7.6 μ s	7.6 μ s	7.6 μ s
		K: Constant	137 μ s	12.0 μ s	133 μ s	13.9 μ s	4.8 μ s	4.8 μ s	4.8 μ s	4.8 μ s
		P: Indir. (Data)	-	-	229 μ s	109.0 μ s	30.2 μ s	30.2 μ s	30.2 μ s	30.2 μ s
		P: Indir. (Bit)	-	-	323 μ s	113.0 μ s	30.2 μ s	30.2 μ s	30.2 μ s	30.2 μ s
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 μ s	29.9 μ s	29.9 μ s	29.9 μ s
		V: Bit Reg.	-	-	-	-	29.9 μ s	29.9 μ s	29.9 μ s	29.9 μ s
		K: Constant	-	-	-	-	27.4 μ s	27.4 μ s	27.4 μ s	27.4 μ s
		P: Indir. (Data)	-	-	-	-	51.0 μ s	51.0 μ s	51.0 μ s	51.0 μ s
		P: Indir. (Bit)	-	-	-	-	51.0 μ s	51.0 μ s	51.0 μ s	51.0 μ s
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 μ s	29.9 μ s	29.9 μ s	29.9 μ s
		V: Bit Reg.	-	-	-	-	29.9 μ s	29.9 μ s	29.9 μ s	29.9 μ s
		K: Constant	-	-	-	-	27.4 μ s	27.4 μ s	27.4 μ s	27.4 μ s
		P: Indir. (Data)	-	-	-	-	51.0 μ s	51.0 μ s	51.0 μ s	51.0 μ s
		P: Indir. (Bit)	-	-	-	-	51.0 μ s	51.0 μ s	51.0 μ s	51.0 μ s

C

Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions			DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
ANDN	<i>1st</i>	<i>2nd</i>								
	T, CT	V: Data Reg.	76 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	139 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	233 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	<i>1st</i>	<i>2nd</i>								
	V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	139 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	233 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	V: Bit Reg.	V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	240 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	229 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	322 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs

Bit of Word Boolean Instructions

Bit of Word Boolean Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
STRB	V: Data Reg.	-	-	-	-	3.1 μs	3.1 μs	3.1 μs	3.1 μs
	V: Bit Reg.	-	-	-	-	3.1 μs	3.1 μs	3.1 μs	3.1 μs
	P: Indir. (Data)	-	-	-	-	30.0 μs	30.0 μs	30.0 μs	30.0 μs
	P: Indir. (Bit)	-	-	-	-	30.0 μs	30.0 μs	30.0 μs	30.0 μs
STRNB	V: Data Reg.	-	-	-	-	3.0 μs	3.0 μs	3.0 μs	3.0 μs
	V: Bit Reg.	-	-	-	-	3.0 μs	3.0 μs	3.0 μs	3.0 μs
	P: Indir. (Data)	-	-	-	-	29.8 μs	29.8 μs	29.8 μs	29.8 μs
	P: Indir. (Bit)	-	-	-	-	29.8 μs	29.8 μs	29.8 μs	29.8 μs
ORB	V: Data Reg.	-	-	-	-	2.9 μs	2.9 μs	2.9 μs	2.9 μs
	V: Bit Reg.	-	-	-	-	2.9 μs	2.9 μs	2.9 μs	2.9 μs
	P: Indir. (Data)	-	-	-	-	29.9 μs	29.9 μs	29.9 μs	29.9 μs
	P: Indir. (Bit)	-	-	-	-	29.9 μs	29.9 μs	29.9 μs	29.9 μs
ORNB	V: Data Reg.	-	-	-	-	2.8 μs	2.8 μs	2.8 μs	2.8 μs
	V: Bit Reg.	-	-	-	-	2.8 μs	2.8 μs	2.8 μs	2.8 μs
	P: Indir. (Data)	-	-	-	-	29.6 μs	29.6 μs	29.6 μs	29.6 μs
	P: Indir. (Bit)	-	-	-	-	29.6 μs	29.6 μs	29.6 μs	29.6 μs
ANDB	V: Data Reg.	-	-	-	-	2.8 μs	2.8 μs	2.8 μs	2.8 μs
	V: Bit Reg.	-	-	-	-	2.8 μs	2.8 μs	2.8 μs	2.8 μs
	P: Indir. (Data)	-	-	-	-	29.6 μs	29.6 μs	29.6 μs	29.6 μs
	P: Indir. (Bit)	-	-	-	-	29.6 μs	29.6 μs	29.6 μs	29.6 μs
ANDNB	V: Data Reg.	-	-	-	-	2.7 μs	2.7 μs	2.7 μs	2.7 μs
	V: Bit Reg.	-	-	-	-	2.7 μs	2.7 μs	2.7 μs	2.7 μs
	P: Indir. (Data)	-	-	-	-	29.6 μs	29.6 μs	29.6 μs	29.6 μs
	P: Indir. (Bit)	-	-	-	-	29.6 μs	29.6 μs	29.6 μs	29.6 μs
OUTB	V: Data Reg.	-	-	-	-	3.1 μs	3.4 μs	3.1 μs	3.4 μs
	V: Bit Reg.	-	-	-	-	3.1 μs	3.4 μs	3.1 μs	3.4 μs
	P: Indir. (Data)	-	-	-	-	30.3 μs	30.7 μs	30.3 μs	30.7 μs
	P: Indir. (Bit)	-	-	-	-	30.3 μs	30.7 μs	30.3 μs	30.7 μs
SETB	V: Data Reg.	-	-	-	-	13.4 μs	3.4 μs	13.4 μs	3.4 μs
	V: Bit Reg.	-	-	-	-	13.4 μs	3.4 μs	13.4 μs	3.4 μs
	P: Indir. (Data)	-	-	-	-	41.1 μs	29.1 μs	41.1 μs	29.1 μs
	P: Indir. (Bit)	-	-	-	-	41.1 μs	29.1 μs	41.1 μs	29.1 μs
RSTB	V: Data Reg.	-	-	-	-	13.5 μs	1.4 μs	13.5 μs	1.4 μs
	V: Bit Reg.	-	-	-	-	13.5 μs	1.4 μs	13.5 μs	1.4 μs
	P: Indir. (Data)	-	-	-	-	41.3 μs	29.1 μs	41.3 μs	29.1 μs
	P: Indir. (Bit)	-	-	-	-	41.3 μs	29.1 μs	41.3 μs	29.1 μs

C

Immediate Instructions

Immediate Instructions			DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
LDI	V		-	-	-	-	-	-	20.6 μs	1.1 μs
LDIF	1st#:	X	-	-	-	-	-	-	-	-
	2nd#:	K:Constant	-	-	-	-	-	-	26.6 μs + 0.9 μs x N	1.4 μs
STRI	X		27 μs	9.8 μs	29 μs	10.7 μs	19.3 μs	19.3 μs	19.3 μs	19.3 μs
STRNI	X		26 μs	8.6 μs	29 μs	10.7 μs	19.4 μs	19.4 μs	19.4 μs	19.4 μs
ORI	X		27 μs	9.8 μs	29 μs	8.4 μs	19.1 μs	18.7 μs	19.1 μs	18.7 μs
ORNI	X		26 μs	8.6 μs	29 μs	8.4 μs	19.2 μs	18.9 μs	19.2 μs	18.9 μs
ANDI	X		25 μs	8.0 μs	27 μs	8.4 μs	18.7 μs	18.7 μs	18.7 μs	18.7 μs
ANDNI	X		24 μs	6.8 μs	28 μs	8.4 μs	18.8 μs	18.8 μs	18.8 μs	18.8 μs
OROUTI	Y		45 μs	45 μs	39 μs	40 μs	27.5 μs	27.5 μs	27.5 μs	27.5 μs
OUTI	Y		45 μs	45 μs	39 μs	40 μs	25.5 μs	25.5 μs	25.5 μs	25.5 μs
OUTIF	1st#:	Y	-	-	-	-	-	-	-	-
	2nd#:	K:Constant	-	-	-	-	-	-	66.1 μs + 0.9 μs x N	1.4 μs
SETI	1st#:	Y	25.5 μs	6.8 μs	39.0 μs	8.4 μs	23.1 μs	0.9 μs	23.1 μs	0.9 μs
	2nd#:	Y (N pt)	5.5 μs + 20 μs x N	6.8 μs	44 μs + 25 μs x N	8.4 μs	22.8 μs + 1.4 μs x N	0.9 μs	22.8 μs + 1.4 μs x N	0.9 μs
RSTI	1st#:	Y	25.5 μs	6.8 μs	37 μs	8.4 μs	23.2 μs	0.9 μs	23.2 μs	0.9 μs
	2nd#:	Y (N pt)	5 μs + 20.5 μs x N	6.8 μs	45 μs + 22 μs x N	8.4 μs	22.8 μs + 1.4 μs x N	0.9 μs	22.8 μs + 1.4 μs x N	0.9 μs

Timer, Counter and Shift Register Instructions

Timer, Counter and Shift Register Instructions			DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
	1st	2nd								
TMR	T	V: Data Reg.	75 µs	31 µs	61 µs	23.5 µs	26.8 µs	7.3 µs	26.8 µs	7.3 µs
		V: Bit Reg.	158 µs	31 µs	158 µs	23.5 µs	26.8 µs	7.3 µs	26.8 µs	7.3 µs
		K: Constant	66 µs	31 µs	70 µs	23.5 µs	20.0 µs	4.8 µs	20.0 µs	4.8 µs
		P: Indir. (Data)	-	-	177 µs	131.0 µs	45.6 µs	30.2 µs	45.6 µs	30.2 µs
		P: Indir. (Bit)	-	-	271 µs	136.0 µs	45.6 µs	30.2 µs	45.6 µs	30.2 µs
TMRF	T	V: Data Reg.	75 µs	31 µs	61 µs	23.5 µs	51.4 µs	7.3 µs	51.4 µs	7.3 µs
		V: Bit Reg.	158 µs	31 µs	158 µs	23.5 µs	51.4 µs	7.3 µs	51.4 µs	7.3 µs
		K: Constant	66 µs	31 µs	70 µs	23.5 µs	48.4 µs	4.6 µs	48.4 µs	4.6 µs
		P: Indir. (Data)	-	-	177 µs	131.0 µs	75.9 µs	30.2 µs	75.9 µs	30.2 µs
		P: Indir. (Bit)	-	-	271 µs	136.0 µs	75.9 µs	30.2 µs	75.9 µs	30.2 µs
TMRA	T	V: Data Reg.	94 µs	56 µs	75 µs	41 µs	48.9 µs	7.3 µs	48.9 µs	7.3 µs
		V: Bit Reg.	304 µs	264 µs	253 µs	219 µs	48.9 µs	7.3 µs	48.9 µs	7.3 µs
		K: Constant	95 µs	45 µs	79 µs	49 µs	45.0 µs	4.6 µs	45.0 µs	4.6 µs
		P: Indir. (Data)	-	-	193 µs	159 µs	75.9 µs	30.2 µs	75.9 µs	30.2 µs
		P: Indir. (Bit)	-	-	366 µs	331 µs	75.9 µs	30.2 µs	75.9 µs	30.2 µs
TMRAF	T	V: Data Reg.	98 µs	54 µs	75 µs	42 µs	54.2 µs	7.3 µs	54.2 µs	7.3 µs
		V: Bit Reg.	304 µs	264 µs	253 µs	218 µs	54.2 µs	7.3 µs	54.2 µs	7.3 µs
		K: Constant	95 µs	49 µs	80 µs	50 µs	50.3 µs	4.6 µs	50.3 µs	4.6 µs
		P: Indir. (Data)	-	-	193 µs	159 µs	81.2 µs	30.2 µs	81.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	366 µs	331 µs	81.2 µs	30.2 µs	81.2 µs	30.2 µs
CNT	CT	V: Data Reg.	68 µs	61 µs	59 µs	38 µs	25.8 µs	7.3 µs	25.8 µs	7.3 µs
		V: Bit Reg.	148 µs	141 µs	157 µs	133 µs	25.8 µs	7.3 µs	25.8 µs	7.3 µs
		K: Constant	56 µs	45 µs	59 µs	45 µs	22.2 µs	4.6 µs	22.2 µs	4.6 µs
		P: Indir. (Data)	-	-	176 µs	152 µs	53.5 µs	30.2 µs	53.5 µs	30.2 µs
		P: Indir. (Bit)	-	-	270 µs	245 µs	53.5 µs	30.2 µs	53.5 µs	30.2 µs
SGCNT	CT	V: Data Reg.	57 µs	64 µs	58 µs	38 µs	27.3 µs	7.3 µs	27.3 µs	7.3 µs
		V: Bit Reg.	140 µs	148 µs	155 µs	133 µs	27.3 µs	7.3 µs	27.3 µs	7.3 µs
		K: Constant	46 µs	53 µs	65 µs	45 µs	23.5 µs	4.6 µs	23.5 µs	4.6 µs
		P: Indir. (Data)	-	-	175 µs	152 µs	54.9 µs	30.2 µs	54.9 µs	30.2 µs
		P: Indir. (Bit)	-	-	268 µs	245 µs	54.9 µs	30.2 µs	54.9 µs	30.2 µs
UDC	CT	V: Data Reg.	103 µs	74 µs	80 µs	56 µs	39.8 µs	7.3 µs	39.8 µs	7.3 µs
		V: Bit Reg.	310 µs	281 µs	261 µs	224 µs	39.8 µs	7.3 µs	39.8 µs	7.3 µs
		K: Constant	102 µs	70 µs	97 µs	60 µs	35.4 µs	4.6 µs	35.4 µs	4.6 µs
		P: Indir. (Data)	-	-	202 µs	165 µs	67.8 µs	30.2 µs	67.8 µs	30.2 µs
		P: Indir. (Bit)	-	-	374 µs	336 µs	67.8 µs	30.2 µs	67.8 µs	30.2 µs
SR	C (N points to shift)		30 µs + 4.6 µs x N	17.2 µs	25 µs + 4 µs x N	19.7 µs	17.8 µs + 0.9 µs x N	9.8 µs	17.8 µs + 0.9 µs x N	9.8 µs

C

Accumulator Data Instructions

Accumulator/Stack Load and Output Data Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
LD	V: Data Reg.	68 µs	8.4 µs	68 µs	8.4 µs	11.8 µs	1.0 µs	11.8 µs	1.0 µs
	V: Bit Reg.	149 µs	8.4 µs	143 µs	8.4 µs	11.8 µs	1.0 µs	11.8 µs	1.0 µs
	K: Constant	62 µs	8.4 µs	159 µs	8.4 µs	9.0 µs	1.0 µs	9.0 µs	1.0 µs
	P: Indir. (Data)	169 µs	8.4 µs	238 µs	8.4 µs	33.9 µs	0.9 µs	33.9 µs	0.9 µs
	P: Indir. (Bit)	256 µs	8.4 µs	62 µs	8.4 µs	33.9 µs	0.9 µs	33.9 µs	0.9 µs
LDA	O: (Octal constant for address)	58 µs	8.4 µs	56 µs	8.4 µs	10.4 µs	1.0 µs	10.4 µs	1.0 µs
LDD	V: Data Reg.	72 µs	8.4 µs	67 µs	8.4 µs	12.2 µs	1.0 µs	12.2 µs	1.0 µs
	V: Bit Reg.	266 µs	8.4 µs	228 µs	8.4 µs	12.2 µs	1.0 µs	12.2 µs	1.0 µs
	K: Constant	64 µs	8.4 µs	69 µs	8.4 µs	9.0 µs	1.0 µs	9.0 µs	1.0 µs
	P: Indir. (Data)	172 µs	8.4 µs	158 µs	8.4 µs	37.8 µs	0.9 µs	37.8 µs	0.9 µs
	P: Indir. (Bit)	373 µs	8.4 µs	323 µs	8.4 µs	37.8 µs	0.9 µs	37.8 µs	0.9 µs
LDF	1st	2nd							
	X, Y, C, S, T, CT, SP	K: Constant	-	-	86 µs + 5 µs x N	8.4 µs	20.5 µs + 0.9 µs x N	0.9 µs	20.5 µs + 0.9 µs x N
LDR	V: Data Reg.	-	-	-	-	29.5 µs	1.0 µs	29.5 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	29.5 µs	1.0 µs	29.5 µs	1.0 µs
	K: Constant	-	-	-	-	25.5 µs	1.0 µs	25.5 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	54.9 µs	1.0 µs	54.9 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	54.9 µs	1.0 µs	54.9 µs	1.0 µs
LDSX	K: Constant	-	-	79 µs	8.4 µs	14.6 µs	1.0 µs	14.6 µs	1.0 µs
LDX	V: Data Reg.	-	-	-	-	10.8 µs	1.0 µs	10.8 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	10.8 µs	1.0 µs	10.8 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	45.2 µs	1.0 µs	45.2 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	45.2 µs	1.0 µs	45.2 µs	1.0 µs
OUT	V: Data Reg.	60 µs	8.4 µs	21 µs	8.4 µs	9.3 µs	1.0 µs	9.3 µs	1.0 µs
	V: Bit Reg.	132 µs	8.4 µs	126 µs	8.4 µs	9.3 µs	1.0 µs	9.3 µs	1.0 µs
	P: Indir. (Data)	162 µs	8.4 µs	112 µs	8.4 µs	35.2 µs	0.9 µs	35.2 µs	0.9 µs
	P: Indir. (Bit)	239 µs	8.4 µs	222 µs	8.4 µs	35.2 µs	0.9 µs	35.2 µs	0.9 µs
OUTD	V: Data Reg.	68 µs	8.4 µs	26 µs	8.4 µs	10.2 µs	1.0 µs	10.2 µs	1.0 µs
	V: Bit Reg.	276 µs	8.4 µs	235 µs	8.4 µs	10.2 µs	1.0 µs	10.2 µs	1.0 µs
	P: Indir. (Data)	196 µs	8.4 µs	116 µs	8.4 µs	35.8 µs	0.9 µs	35.8 µs	0.9 µs
	P: Indir. (Bit)	384 µs	8.4 µs	331 µs	8.4 µs	35.8 µs	0.9 µs	35.8 µs	0.9 µs

Accumulator Data Instructions (cont'd)

Accumulator/Stack Load and Output Data Instructions			DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
	OUTF	1st	2nd							
X, Y, C		K: Constant	-	-	$53 \mu\text{s} + 7 \mu\text{s} \times N$	8.4 μs	$54 \mu\text{s} + 1.0 \mu\text{s} \times N$	0.9 μs	$54 \mu\text{s} + 1.0 \mu\text{s} \times N$	0.9 μs
OUTL	V: Data Reg.		-	-	-	-	-	-	13.5 μs	1.0 μs
	V: Bit Reg.		-	-	-	-	-	-	13.5 μs	1.0 μs
OUTM	V: Data Reg.		-	-	-	-	-	-	13.7 μs	1.0 μs
	V: Bit Reg.		-	-	-	-	-	-	13.7 μs	1.0 μs
OUTX	V: Data Reg.		-	-	-	-	-	-	17.2 μs	1.0 μs
	V: Bit Reg.		-	-	-	-	-	-	17.2 μs	1.0 μs
	P: Indir. (Data)		-	-	-	-	-	-	43.4 μs	1.0 μs
	P: Indir. (Bit)		-	-	-	-	-	-	43.4 μs	1.0 μs
POP	None		55 μs	7.2 μs	50 μs	8.4 μs	8.4 μs	1.0 μs	8.4 μs	1.0 μs

C

Logical Instructions

Logical (Accumulator) Instructions		DL230		DL240		DL250-1		DL260		
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
AND	V: Data Reg.	58 µs	10.4 µs	54 µs	8.4 µs	7.9 µs	1.0 µs	7.9 µs	1.0 µs	
	V: Bit Reg.	261 µs	10.4 µs	145 µs	8.4 µs	7.9 µs	1.0 µs	7.9 µs	1.0 µs	
	P: Indir. (Data)	-	-	162 µs	8.4 µs	33.4 µs	0.9 µs	33.4 µs	0.9 µs	
	P: Indir. (Bit)	-	-	241 µs	8.4 µs	33.4 µs	0.9 µs	33.4 µs	0.9 µs	
ANDD	V: Data Reg.	-	-	-	-	8.9 µs	1.0 µs	8.9 µs	1.0 µs	
	V: Bit Reg.	-	-	-	-	8.9 µs	1.0 µs	8.9 µs	1.0 µs	
	K: Constant	53 µs	8.4 µs	60 µs	8.4 µs	5.7 µs	1.0 µs	5.7 µs	1.0 µs	
	P: Indir. (Data)	-	-	-	-	34.4 µs	0.9 µs	34.4 µs	0.9 µs	
	P: Indir. (Bit)	-	-	-	-	34.4 µs	0.9 µs	34.4 µs	0.9 µs	
ANDF	1st X, Y, C, S, T, CT, SP GX, GY	2nd K: Constant	-	-	-	-	21.6 µs + 0.9 µs x N	1.0 µs	21.6 µs + 0.9 µs x N	1.0 µs
	None	-	-	-	-	-	-	10.0 µs	1.0 µs	
OR	V: Data Reg.	59 µs	10.4 µs	54 µs	8.4 µs	8.1 µs	1.0 µs	8.1 µs	1.0 µs	
	V: Bit Reg.	257 µs	10.4 µs	144 µs	8.4 µs	8.1 µs	1.0 µs	8.1 µs	1.0 µs	
	P: Indir. (Data)	-	-	160 µs	8.4 µs	33.8 µs	0.9 µs	33.8 µs	0.9 µs	
	P: Indir. (Bit)	-	-	239 µs	8.4 µs	33.8 µs	0.9 µs	33.8 µs	0.9 µs	
ORD	V: Data Reg.	-	-	-	-	9.0 µs	1.0 µs	9.0 µs	1.0 µs	
	V: Bit Reg.	-	-	-	-	9.0 µs	1.0 µs	9.0 µs	1.0 µs	
	K: Constant	49 µs	8.4 µs	60 µs	8.4 µs	5.8 µs	1.0 µs	5.8 µs	1.0 µs	
	P: Indir. (Data)	-	-	-	-	34.5 µs	0.9 µs	34.5 µs	0.9 µs	
	P: Indir. (Bit)	-	-	-	-	34.5 µs	0.9 µs	34.5 µs	0.9 µs	
ORF	1st X, Y, C, S, T, CT, SP GX, GY	2nd K: Constant	-	-	-	-	20.9 µs + 0.9 µs x N	1.0 µs	20.9 µs + 0.9 µs x N	1.0 µs
	None	-	-	-	-	-	-	10.2 µs	1.0 µs	
XOR	V: Data Reg.	60 µs	10.4 µs	69 µs	8.4 µs	8.0 µs	1.0 µs	8.0 µs	1.0 µs	
	V: Bit Reg.	257 µs	10.4 µs	144 µs	8.4 µs	8.0 µs	1.0 µs	8.0 µs	1.0 µs	
	P: Indir. (Data)	-	-	160 µs	8.4 µs	33.6 µs	0.9 µs	33.6 µs	0.9 µs	
	P: Indir. (Bit)	-	-	239 µs	8.4 µs	33.6 µs	0.9 µs	33.6 µs	0.9 µs	
XORD	V: Data Reg.	-	-	-	-	9.0 µs	1.0 µs	9.0 µs	1.0 µs	
	V: Bit Reg.	-	-	-	-	9.0 µs	1.0 µs	9.0 µs	1.0 µs	
	K: Constant	49 µs	8.4 µs	62 µs	8.4 µs	5.4 µs	1.0 µs	5.4 µs	1.0 µs	
	P: Indir. (Data)	-	-	-	-	34.4 µs	0.9 µs	34.4 µs	0.9 µs	
	P: Indir. (Bit)	-	-	-	-	34.4 µs	0.9 µs	34.4 µs	0.9 µs	

Logical Instructions (cont'd)

C

Logical (Accumulator) Instructions			DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
XORF	1st X, Y, C, S, T, CT, SP GX, GY	2nd K: Constant	-	-	-	-	20.9 μs + 0.9 μs x N	1.0 μs	20.9 μs + 0.9 μs x N	1.0 μs
XORS	None		-	-	-	-	-	-	10.1 μs	1.0 μs
CMP	V: Data Reg.		59 μs	10.4 μs	69 μs	8.4 μs	9.4 μs	1.0 μs	9.4 μs	1.0 μs
	V: Bit Reg.		259 μs	10.4 μs	115 μs	8.4 μs	9.4 μs	1.0 μs	9.4 μs	1.0 μs
	P: Indir. (Data)		-	-	130 μs	8.4 μs	34.9 μs	0.9 μs	34.9 μs	0.9 μs
	P: Indir. (Bit)		-	-	211 μs	8.4 μs	34.9 μs	0.9 μs	34.9 μs	0.9 μs
CMPD	V: Data Reg.		63 μs	8.4 μs	47 μs	8.4 μs	9.9 μs	1.0 μs	9.9 μs	1.0 μs
	V: Bit Reg.		257 μs	8.4 μs	206 μs	8.4 μs	9.9 μs	1.0 μs	9.9 μs	1.0 μs
	K: Constant		54 μs	8.4 μs	49 μs	8.4 μs	6.7 μs	1.0 μs	6.7 μs	1.0 μs
	P: Indir. (Data)		-	-	133 μs	8.4 μs	35.4 μs	1.0 μs	35.4 μs	1.0 μs
CMPF	V: Data Reg.		-	-	303 μs	8.4 μs	35.4 μs	1.0 μs	35.4 μs	1.0 μs
	V: Bit Reg.		-	-	-	-	-	-	-	-
	K: Constant		-	-	-	-	-	-	-	-
	P: Indir. (Data)		-	-	-	-	-	-	-	-
CMPR	V: Data Reg.		-	-	-	-	42.8 μs	1.0 μs	42.8 μs	1.0 μs
	V: Bit Reg.		-	-	-	-	42.8 μs	1.0 μs	42.8 μs	1.0 μs
	K: Constant		-	-	-	-	38.4 μs	1.0 μs	38.4 μs	1.0 μs
	P: Indir. (Data)		-	-	-	-	69.0 μs	1.0 μs	69.0 μs	1.0 μs
CMPS	V: Data Reg.		-	-	-	-	69.0 μs	1.0 μs	69.0 μs	1.0 μs
	V: Bit Reg.		-	-	-	-	-	-	11.2 μs	1.0 μs

Math Instructions

Math Instructions (Accumulator)		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
ADD	V: Data Reg.	198 μs	10.6 μs	291 μs	8.4 μs	78.4 μs	0.9 μs	78.4 μs	0.9 μs
	V: Bit Reg.	397 μs	10.6 μs	363 μs	8.4 μs	78.4 μs	0.9 μs	78.4 μs	0.9 μs
	P: Indir. (Data)	-	-	441 μs	8.4 μs	101.2 μs	0.9 μs	101.2 μs	0.9 μs
	P: Indir. (Bit)	-	-	520 μs	8.4 μs	101.2 μs	0.9 μs	101.2 μs	0.9 μs
ADDD	V: Data Reg.	198 μs	8.4 μs	291 μs	8.4 μs	83.3 μs	0.9 μs	83.3 μs	0.9 μs
	V: Bit Reg.	397 μs	8.4 μs	512 μs	8.4 μs	83.3 μs	0.9 μs	83.3 μs	0.9 μs
	K: Constant	188 μs	8.4 μs	298 μs	8.4 μs	67.7 μs	0.9 μs	67.7 μs	0.9 μs
	P: Indir. (Data)	-	-	442 μs	8.4 μs	101.2 μs	0.9 μs	101.2 μs	0.9 μs
	P: Indir. (Bit)	-	-	608 μs	8.4 μs	101.2 μs	0.9 μs	101.2 μs	0.9 μs
SUB	V: Data Reg.	200 μs	10.6 μs	287 μs	8.4 μs	77.4 μs	0.9 μs	77.4 μs	0.9 μs
	V: Bit Reg.	397 μs	10.6 μs	360 μs	8.4 μs	77.4 μs	0.9 μs	77.4 μs	0.9 μs
	P: Indir. (Data)	-	-	434 μs	8.4 μs	95.1 μs	0.9 μs	95.1 μs	0.9 μs
	P: Indir. (Bit)	-	-	513 μs	8.4 μs	95.1 μs	0.9 μs	95.1 μs	0.9 μs
SUBD	V: Data Reg.	198 μs	8.4 μs	288 μs	8.4 μs	82.5 μs	0.9 μs	82.5 μs	0.9 μs
	V: Bit Reg.	392 μs	8.4 μs	504 μs	8.4 μs	82.5 μs	0.9 μs	82.5 μs	0.9 μs
	K: Constant	190 μs	8.4 μs	294 μs	8.4 μs	66.0 μs	0.9 μs	66.0 μs	0.9 μs
	P: Indir. (Data)	-	-	434 μs	8.4 μs	99.7 μs	0.9 μs	99.7 μs	0.9 μs
	P: Indir. (Bit)	-	-	600 μs	8.4 μs	99.7 μs	0.9 μs	99.7 μs	0.9 μs
MUL	V: Data Reg.	497 μs	10.6 μs	311 μs	8.4 μs	266.1 μs	0.9 μs	266.1 μs	0.9 μs
	V: Bit Reg.	483 μs	10.6 μs	385 μs	8.4 μs	266.1 μs	0.9 μs	266.1 μs	0.9 μs
	K: Constant	487 μs	8.4 μs	334 μs	8.4 μs	286.9 μs	0.9 μs	286.9 μs	0.9 μs
	P: Indir. (Data)	-	-	401 μs	8.4 μs	290.0 μs	0.9 μs	290.0 μs	0.9 μs
	P: Indir. (Bit)	-	-	461 μs	8.4 μs	290.0 μs	0.9 μs	290.0 μs	0.9 μs
MULD	V: Data Reg.					839.1 μs	0.9 μs	839.1 μs	0.9 μs
	V: Bit Reg.	-	-	-	-	839.1 μs	0.9 μs	839.1 μs	0.9 μs
	P: Indir. (Data)	-	-	-	-	863.1 μs	0.9 μs	863.1 μs	0.9 μs
	P: Indir. (Bit)					863.1 μs	0.9 μs	863.1 μs	0.9 μs
DIV	V: Data Reg.	909 μs	10.6 μs	601 μs	8.4 μs	363.9 μs	0.9 μs	363.9 μs	0.9 μs
	V: Bit Reg.	1108 μs	10.6 μs	675 μs	8.4 μs	363.9 μs	0.9 μs	363.9 μs	0.9 μs
	K: Constant	699 μs	8.4 μs	573 μs	8.4 μs	384.4 μs	0.9 μs	384.4 μs	0.9 μs
	P: Indir. (Data)	-	-	691 μs	8.4 μs	419.8 μs	0.9 μs	419.8 μs	0.9 μs
	P: Indir. (Bit)	-	-	771 μs	8.4 μs	419.8 μs	0.9 μs	419.8 μs	0.9 μs
DIVD	V: Data Reg.					398.3 μs	0.9 μs	398.3 μs	0.9 μs
	V: Bit Reg.	-	-	-	-	398.3 μs	0.9 μs	398.3 μs	0.9 μs
	P: Indir. (Data)	-	-	-	-	390.9 μs	0.9 μs	390.9 μs	0.9 μs
	P: Indir. (Bit)					390.9 μs	0.9 μs	390.9 μs	0.9 μs
INC	V: Data Reg.					48.5 μs	1.0 μs	48.5 μs	1.0 μs
	V: Bit Reg.	-	-	-	-	48.5 μs	1.0 μs	48.5 μs	1.0 μs
	P: Indir. (Data)	-	-	-	-	74.7 μs	1.0 μs	74.7 μs	1.0 μs
	P: Indir. (Bit)					74.7 μs	1.0 μs	74.7 μs	1.0 μs

Math Instructions (cont'd)

Math Instructions (Accumulator)		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
DEC	V: Data Reg.	-	-	-	-	47.5 µs	1.0 µs	47.5 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	47.5 µs	1.0 µs	47.5 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	71.5 µs	1.0 µs	71.5 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	71.5 µs	1.0 µs	71.5 µs	1.0 µs
INCB	V: Data Reg.	88 µs	10.4 µs	35 µs	8.4 µs	13.2 µs	1.0 µs	13.2 µs	1.0 µs
	V: Bit Reg.	349 µs	10.4 µs	211 µs	8.4 µs	13.2 µs	1.0 µs	13.2 µs	1.0 µs
	P: Indir. (Data)	-	-	126 µs	8.4 µs	38.6 µs	0.9 µs	38.6 µs	0.9 µs
	P: Indir. (Bit)	-	-	307 µs	8.4 µs	38.6 µs	0.9 µs	38.6 µs	0.9 µs
DECB	V: Data Reg.	82 µs	10.4 µs	33 µs	8.4 µs	13.2 µs	1.0 µs	13.2 µs	1.0 µs
	V: Bit Reg.	351 µs	10.4 µs	210 µs	8.4 µs	13.2 µs	1.0 µs	13.2 µs	1.0 µs
	P: Indir. (Data)	-	-	123 µs	8.4 µs	38.0 µs	0.9 µs	38.0 µs	0.9 µs
	P: Indir. (Bit)	-	-	304 µs	8.4 µs	38.0 µs	0.9 µs	38.0 µs	0.9 µs
ADDB	V: Data Reg.	-	-	-	-	24.9 µs	1.0 µs	24.9 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	24.9 µs	1.0 µs	24.9 µs	1.0 µs
	K: Constant	-	-	-	-	23.5 µs	1.0 µs	23.5 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	51.1 µs	1.0 µs	51.1 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	51.1 µs	1.0 µs	51.1 µs	1.0 µs
ADDBD	V: Data Reg.	-	-	-	-	-	-	24.4 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	-	-	24.4 µs	1.0 µs
	K: Constant	-	-	-	-	-	-	20.7 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	-	-	50.7 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	-	-	50.7 µs	1.0 µs
SUBB	V: Data Reg.	-	-	-	-	24.7 µs	1.0 µs	24.7 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	24.7 µs	1.0 µs	24.7 µs	1.0 µs
	K: Constant	-	-	-	-	23.3 µs	1.0 µs	23.3 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	50.6 µs	1.0 µs	50.6 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	50.6 µs	1.0 µs	50.6 µs	1.0 µs
SUBBD	V: Data Reg.	-	-	-	-	-	-	24.2 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	-	-	24.2 µs	1.0 µs
	K: Constant	-	-	-	-	-	-	20.2 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	-	-	50.2 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	-	-	50.2 µs	1.0 µs
MULB	V: Data Reg.	-	-	-	-	10.8 µs	1.0 µs	10.8 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	10.8 µs	1.0 µs	10.8 µs	1.0 µs
	K: Constant	-	-	-	-	8.2 µs	1.0 µs	8.2 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	37.1 µs	1.0 µs	37.1 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	37.1 µs	1.0 µs	37.1 µs	1.0 µs

C

Math Instructions (cont'd)

Math Instructions (Accumulator)		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
DIVB	V: Data Reg.	-	-	-	-	28.7 μs	1.0 μs	28.7 μs	1.0 μs
	V: Bit Reg.	-	-	-	-	28.7 μs	1.0 μs	28.7 μs	1.0 μs
	K: Constant	-	-	-	-	26.1 μs	1.0 μs	26.1 μs	1.0 μs
	P: Indir. (Data)	-	-	-	-	54.9 μs	1.0 μs	54.9 μs	1.0 μs
	P: Indir. (Bit)	-	-	-	-	54.9 μs	1.0 μs	54.9 μs	1.0 μs
ADDR	V: Data Reg.	-	-	-	-	48.1 μs	1.0 μs	48.1 μs	1.0 μs
	V: Bit Reg.	-	-	-	-	48.1 μs	1.0 μs	48.1 μs	1.0 μs
	K: Constant	-	-	-	-	41.7 μs	1.0 μs	41.7 μs	1.0 μs
	P: Indir. (Data)	-	-	-	-	74.3 μs	1.0 μs	74.3 μs	1.0 μs
	P: Indir. (Bit)	-	-	-	-	74.3 μs	1.0 μs	74.3 μs	1.0 μs
SUBR	V: Data Reg.	-	-	-	-	50.1 μs	1.0 μs	50.1 μs	1.0 μs
	V: Bit Reg.	-	-	-	-	50.1 μs	1.0 μs	50.1 μs	1.0 μs
	K: Constant	-	-	-	-	58.7 μs	1.0 μs	58.7 μs	1.0 μs
	P: Indir. (Data)	-	-	-	-	76.3 μs	1.0 μs	76.3 μs	1.0 μs
	P: Indir. (Bit)	-	-	-	-	76.3 μs	1.0 μs	76.3 μs	1.0 μs
MULR	V: Data Reg.	-	-	-	-	54.2 μs	1.0 μs	54.2 μs	1.0 μs
	V: Bit Reg.	-	-	-	-	54.2 μs	1.0 μs	54.2 μs	1.0 μs
	K: Constant	-	-	-	-	42.7 μs	1.0 μs	42.7 μs	1.0 μs
	P: Indir. (Data)	-	-	-	-	80.4 μs	1.0 μs	80.4 μs	1.0 μs
	P: Indir. (Bit)	-	-	-	-	80.4 μs	1.0 μs	80.4 μs	1.0 μs
DIVR	V: Data Reg.	-	-	-	-	50.1 μs	1.0 μs	50.1 μs	1.0 μs
	V: Bit Reg.	-	-	-	-	50.1 μs	1.0 μs	50.1 μs	1.0 μs
	K: Constant	-	-	-	-	58.7 μs	1.0 μs	58.7 μs	1.0 μs
	P: Indir. (Data)	-	-	-	-	76.3 μs	1.0 μs	76.3 μs	1.0 μs
	P: Indir. (Bit)	-	-	-	-	76.3 μs	1.0 μs	76.3 μs	1.0 μs
ADDF	1st X, Y, C, S, T, CT, SP GX, GY	2nd							
	K: Constant	-	-	-	-	-	-	109.3 μs + 0.9 μs x N	1.0 μs
SUBF	1st X, Y, C, S, T, CT, SP GX, GY	2nd							
	K: Constant	-	-	-	-	-	-	107.3 μs + 0.9 μs x N	1.0 μs
MULF	1st X, Y, C, S, T, CT, SP GX, GY	2nd							
	K: Constant	-	-	-	-	-	-	352.5 μs + 0.8 μs x N	1.0 μs

Math Instructions (cont'd)

Math Instructions Accumulator			DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
DIVF	1st	2nd								
	X, Y, C, S, T, CT, SP GX, GY	K: Constant	-	-	-	-	-	-	477.3 μs + 0.8 μs x N	1.0 μs
ADDS	None		-	-	-	-	-	-	99.5 μs	1.0 μs
SUBS	None		-	-	-	-	-	-	97.5 μs	1.0 μs
MULS	None		-	-	-	-	-	-	342.5 μs	1.0 μs
DIVS	None		-	-	-	-	-	-	467.3 μs	1.0 μs
ADDBS	None		-	-	-	-	-	-	24.3 μs	1.0 μs
SUBBS	None		-	-	-	-	-	-	23.7 μs	1.0 μs
MULBS	None		-	-	-	-	-	-	11.7 μs	1.0 μs
DIVBS	None		-	-	-	-	-	-	29.7 μs	1.0 μs
SQRTR	None		-	-	-	-	-	-	87.9 μs	1.0 μs
SINR	None		-	-	-	-	-	-	226.8 μs	1.0 μs
COSR	None		-	-	-	-	-	-	213.1 μs	1.0 μs
TANR	None		-	-	-	-	-	-	285.5 μs	1.0 μs
ASINR	None		-	-	-	-	-	-	489.8 μs	1.0 μs
ACOSR	None		-	-	-	-	-	-	508.3 μs	1.0 μs
ATANR	None		-	-	-	-	-	-	317.1 μs	1.0 μs

Differential Instructions

Differential Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
PD	X, Y, C	13.5 μs	13.5 μs	15.9 μs	14.6 μs	14.4 μs	14.4 μs	14.4 μs	14.4 μs
STRPD	X, Y, C, S, T, CT	-	-	-	-	5.4 μs	5.4 μs	5.4 μs	5.4 μs
STRND	X, Y, C, S, T, CT	-	-	-	-	7.3 μs	7.3 μs	7.3 μs	7.3 μs
ORPD	X, Y, C, S, T, CT	-	-	-	-	6.8 μs	5.2 μs	6.8 μs	5.2 μs
ORND	X, Y, C, S, T, CT	-	-	-	-	7.1 μs	4.9 μs	7.1 μs	4.9 μs
ANDPD	X, Y, C, S, T, CT	-	-	-	-	6.8 μs	5.2 μs	6.8 μs	5.2 μs
ANDND	X, Y, C, S, T, CT	-	-	-	-	7.1 μs	4.9 μs	7.1 μs	4.9 μs



Bit Instructions

Bit Instructions (Accumulator)		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
SUM	None	-	-	-	-	-	-	6.7 μs	1.0 μs
SHFR	V: Data Reg. (N bits)	44 μs + 14.6 μs x N	10.4 μs	35 μs + 6 μs x N	8.4 μs	12.1 μs + 0.1 μs x N	0.9 μs	12.1 μs + 0.1 μs x N	0.9 μs
	V: Bit Reg (N bits)	243 μs + 14.6 μs x N	8.4 μs	110 μs + 6 μs x N	8.4 μs	12.1 μs + 0.1 μs x N	0.9 μs	12.1 μs + 0.1 μs x N	0.9 μs
	K: Constant (N bits)	34 μs + 14.6 μs x N	8.4 μs	35 μs + 6 μs x N	8.4 μs	8.4 μs + 0.1 μs x N	0.9 μs	8.4 μs + 0.1 μs x N	0.9 μs
SHFL	V: Data Reg. (N bits)	44 μs + 14.6 μs x N	10.4 μs	33 μs + 6 μs x N	8.4 μs	12.1 μs + 0.1 μs x N	0.9 μs	12.1 μs + 0.1 μs x N	0.9 μs
	V: Bit Reg (N bits)	243 μs + 14.6 μs x N	8.4 μs	107 μs + 6 μs x N	8.4 μs	12.1 μs + 0.1 μs x N	0.9 μs	12.1 μs + 0.1 μs x N	0.9 μs
	K: Constant (N bits)	34 μs + 14.6 μs x N	8.4 μs	33 μs + 6 μs x N	8.4 μs	8.4 μs + 0.1 μs x N	0.9 μs	8.4 μs + 0.1 μs x N	0.9 μs
ROTR	V: Data Reg. (N bits)	-	-	-	-	-	-	16.4 μs	1.0 μs
	V: Bit Reg (N bits)	-	-	-	-	-	-	16.4 μs	1.0 μs
	K: Constant (N bits)	-	-	-	-	-	-	12.9 μs	1.0 μs
ROTL	V: Data Reg. (N bits)	-	-	-	-	-	-	16.4 μs	1.0 μs
	V: Bit Reg (N bits)	-	-	-	-	-	-	16.4 μs	1.0 μs
	K: Constant (N bits)	-	-	-	-	-	-	12.7 μs	1.0 μs
ENCO	None	62 μs	7.2 μs	98 μs	8.4 μs	33.9 μs	0.9 μs	33.9 μs	0.9 μs
DECO	None	34 μs	7.2 μs	28 μs	8.4 μs	5.7 μs	1.0 μs	5.7 μs	1.0 μs

Number Conversion Instructions

Number Conversion Instructions (Accumulator)		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
BIN	None	359 μs	7.2 μs	267 μs	8.4 μs	100.2 μs	0.9 μs	100.2 μs	0.9 μs
BCD	None	403 μs	7.2 μs	383 μs	8.4 μs	95.2 μs	0.9 μs	95.2 μs	0.9 μs
INV	None	27 μs	5.0 μs	12 μs	8.4 μs	2.5 μs	1.0 μs	2.5 μs	1.0 μs
BCDPL	None	296 μs	7.2 μs	69 μs	8.4 μs	75.6 μs	1.0 μs	75.6 μs	1.0 μs
ATH	V	-	-	-	-	-	-	25.4 μs	1.0 μs
HTA	V	-	-	-	-	-	-	25.4 μs	1.0 μs
GRAY	None	-	-	227 μs	9.0 μs	110.8 μs	1.0 μs	110.8 μs	1.0 μs
SFLDGT	None	-	-	258 μs	9.0 μs	23.1 μs	1.0 μs	23.1 μs	1.0 μs
BTOR	None	-	-	-	-	18.6 μs	1.0 μs	18.6 μs	1.0 μs
RTOB	None	-	-	-	-	8.6 μs	1.0 μs	8.6 μs	1.0 μs
RADR	None	-	-	-	-	-	-	51.4 μs	1.0 μs
DEGR	None	-	-	-	-	-	-	81.5 μs	1.0 μs

Table Instructions

Table Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
FILL	V: Data Reg.	-	-	-	-	-	-	29.4 μs +	1.0 μs
	V: Bit Reg.	-	-	-	-	-	-	8.0 μs x N	-
	K: Constant	-	-	-	-	-	-	26.2 μs +	1.0 μs
	P: Indir. (Data)	-	-	-	-	-	-	8.0 μs x N	-
	P: Indir. (Bit)	-	-	-	-	-	-	55.1 μs +	1.0 μs
FIND	V: Data Reg. (N bits)	-	-	-	-	-	-	8.0 μs x N	-
	V: Bit Reg. (N bits)	-	-	-	-	-	-	66.8 μs	1.0 μs
	K: Constant (N bits)	-	-	-	-	-	-	64.0 μs	1.0 μs
FDGT	V: Data Reg. (N bits)	-	-	-	-	-	-	66.1 μs	1.0 μs
	V: Bit Reg. (N bits)	-	-	-	-	-	-	66.1 μs	1.0 μs
	K: Constant (N bits)	-	-	-	-	-	-	55.2 μs	1.0 μs
FINDB	V: Data Reg. (N bits)	-	-	-	-	-	-	210.8 μs	1.0 μs
	V: Bit Reg. (N bits)	-	-	-	-	-	-	210.8 μs	1.0 μs
	P: Indir. (Data)	-	-	-	-	-	-	237.0 μs	1.0 μs
	P: Indir. (Bit)	-	-	-	-	-	-	237.0 μs	1.0 μs

Table Instructions (cont'd)

Table Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
MOV	Move V: data reg. to V: data reg	450 μ s + 17 μ s x N	6.2 μ s	586 μ s + 8 μ s x N	8.4 μ s	60.2 μ s + 9.5 μ s x N	0.9 μ s	60.2 μ s + 9.5 μ s x N	0.9 μ s
	Move V: bit reg. to V: data reg.	430 μ s + 244 μ s x N	6.2 μ s	629 μ s + 114.7 μ s x N	8.4 μ s				
	Move V: data reg to V: bit reg.	460 μ s + 215 μ s x N	6.2 μ s	569 μ s + 94.4 μ s x N	8.4 μ s				
	Move V: bit reg. to V:bit reg. N = #of words	490 μ s + 448 μ s x N	6.2 μ s	693 μ s + 198 μ s x N	8.4 μ s				
TTD	V: Data Reg.	-	-	-	-	-	-	66.9 μ s	1.0 μ s
	V: Bit Reg.	-	-	-	-			66.9 μ s	1.0 μ s
RFB	V: Data Reg.	-	-	-	-	-	-	66.8 μ s	1.0 μ s
	V: Bit Reg.	-	-	-	-			66.8 μ s	1.0 μ s
STT	V: Data Reg.	-	-	-	-	-	-	67.8 μ s	1.0 μ s
	V: Bit Reg.	-	-	-	-			67.8 μ s	1.0 μ s
	K: Constant	-	-	-	-			65.0 μ s	1.0 μ s
RFT	V: Data Reg.	-	-	-	-	-	-	51.1 μ s	1.0 μ s
	V: Bit Reg.	-	-	-	-			51.1 μ s	1.0 μ s
ATT	V: Data Reg.	-	-	-	-	-	-	53.5 μ s	1.0 μ s
	V: Bit Reg.	-	-	-	-			53.5 μ s	1.0 μ s
	K: Constant	-	-	-	-			50.8 μ s	1.0 μ s
TSHFL	V: Data Reg.	-	-	-	-	-	-	134.0 μ s	1.0 μ s
	V: Bit Reg.	-	-	-	-			134.0 μ s	1.0 μ s
TSHFR	V: Data Reg.	-	-	-	-	-	-	133.9 μ s	1.0 μ s
	V: Bit Reg.	-	-	-	-			133.9 μ s	1.0 μ s
ANDMOV	V: Data Reg.	-	-	-	-	-	-	80.2 μ s	1.0 μ s
	V: Bit Reg.	-	-	-	-			80.2 μ s	1.0 μ s
ORMOV	V: Data Reg.	-	-	-	-	-	-	80.4 μ s	1.0 μ s
	V: Bit Reg.	-	-	-	-			80.4 μ s	1.0 μ s
XORMOV	V: Data Reg.	-	-	-	-	-	-	80.4 μ s	1.0 μ s
	V: Bit Reg.	-	-	-	-			80.4 μ s	1.0 μ s
SWAP	V: Data Reg.	-	-	-	-	-	-	84.1 μ s	1.0 μ s
	V: Bit Reg.	-	-	-	-			84.1 μ s	1.0 μ s
SETBIT	V: Data Reg. (N bits)	-	-	-	-	-	-	59.5 μ s	1.0 μ s
	V: Bit Reg. (N bits)	-	-	-	-			59.5 μ s	1.0 μ s
RSTBIT	V: Data Reg. (N bits)	-	-	-	-	-	-	59.5 μ s	1.0 μ s
	V: Bit Reg. (N bits)	-	-	-	-			59.5 μ s	1.0 μ s

Table Instructions (cont'd)

Table Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
MOVMC	Move V: Data Reg. to EEPROM	-	-	356 μ s + 7689 μ s x N	8.4 μ s	-	-	33.5 μ s + 10.4 μ s x N	0.9 μ s
	Move V: Bit Reg. to EEPROM	-	-	392 μ s + 7843 μ s x N	8.4 μ s	-	-	33.5 μ s + 10.4 μ s x N	0.9 μ s
	Move from EEPROM to V: Data Reg.	250 μ s + 201 μ s x N	6.2 μ s	520 μ s + 181 μ s x N	8.4 μ s	50 μ s + 15 μ s x N	1.2 μ s	33.5 μ s + 10.4 μ s x N	0.9 μ s
	Move from EEPROM to V: Bit Reg. N=#of words	-	-	565 μ s + 344 μ s x N	8.4 μ s	50 μ s + 15 μ s x N	1.2 μ s	33.5 μ s + 10.4 μ s x N	0.9 μ s
LDLBL	K	58 μ s	8.4 μ s	56 μ s	8.4 μ s	7.4 μ s	1.5 μ s	6.4 μ s	1.3 μ s

C

CPU Control Instructions

CPU Control Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
NOP	None	0 μ s	0 μ s	0 μ s	0 μ s	0.5 μ s	0.5 μ s	0.5 μ s	0.5 μ s
END	None	27 μ s	27 μ s	16 μ s	16 μ s	12.8 μ s	0 μ s	12.8 μ s	0 μ s
STOP	None	16 μ s	5 μ s	15 μ s	7.4 μ s	0 μ s	0.9 μ s	0 μ s	0.9 μ s
RSTWT	None	-	-	19 μ s	8.4 μ s	4.7 μ s	0.9 μ s	4.7 μ s	0.9 μ s

Program Control Instructions

Program Control Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
GOTO	K	-	-	14 μ s	8.4 μ s	5.1 μ s	4.8 μ s	5.1 μ s	4.8 μ s
LBL	K	-	-	0.6 μ s	0.6 μ s	5.7 μ s	0.0 μ s	5.7 μ s	0.0 μ s
FOR	V, K	-	-	32 μ s	16.4 μ s	85.8 μ s	5.8 μ s	85.8 μ s	5.8 μ s
NEXT	None	-	-	19 μ s	0 μ s	10.2 μ s	0.0 μ s	10.2 μ s	0.0 μ s
GTS	K	-	-	37 μ s	11.4 μ s	10.9 μ s	5.5 μ s	10.9 μ s	5.5 μ s
SBR	K	-	-	0.6 μ s	0 μ s	0.5 μ s	0.0 μ s	0.5 μ s	0.0 μ s
RT	None	-	-	35 μ s	0 μ s	9.9 μ s	0.0 μ s	9.9 μ s	0.0 μ s
RTC	None	-	-	-	-	-	-	11.4 μ s	5.9 μ s
MLS	K (1-7)	12 μ s	12 μ s	11.5 μ s	11.5 μ s	3.7 μ s	3.7 μ s	3.7 μ s	3.7 μ s
MLR	K (0-7) N=1 to 7	13 μ s + 2.4 μ s x N	13 μ s + 2.4 μ s x N	12.7 μ s + 2.3 μ s x N	12.7 μ s + 2.3 μ s x N	3.5 μ s	3.5 μ s	3.5 μ s	3.5 μ s

Interrupt Instructions

Interrupt Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
ENI	None	9 μ s	5 μ s	10.5 μ s	8.4 μ s	5.0 μ s	1.0 μ s	5.0 μ s	1.0 μ s
DISI	None	8 μ s	5 μ s	11 μ s	8.4 μ s	5.7 μ s	0.9 μ s	5.7 μ s	0.9 μ s
INT	0	0 μ s	0 μ s	0 μ s	0 μ s	0 μ s	0 μ s	0 μ s	0 μ s
IRT	None	1.6 μ s	0 μ s	8 μ s	0 μ s	1.3 μ s	0 μ s	1.3 μ s	0 μ s
IRTC	None	-	-	-	-	-	-	0.5 μ s	0 μ s

Network Instructions

Network Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
RX	X, Y, C, T, CT, SP, S	-	-	TBD	TBD	251.3 μ s	1.1 μ s	251.3 μ s	1.1 μ s
	V: Data Reg.					251.3 μ s	1.1 μ s	251.3 μ s	1.1 μ s
	V: Bit Reg.					251.3 μ s	1.1 μ s	251.3 μ s	1.1 μ s
	P: Indir. (Data)					270.3 μ s	1.9 μ s	270.3 μ s	1.9 μ s
	P: Indir. (Bit)					270.3 μ s	1.9 μ s	270.3 μ s	1.9 μ s
WX	X, Y, C, T, CT, SP, S	-	-	TBD	TBD	252.0 μ s	2.7 μ s	252.0 μ s	2.7 μ s
	V: Data Reg.					252.0 μ s	2.7 μ s	252.0 μ s	2.7 μ s
	V: Bit Reg.					252.0 μ s	2.7 μ s	252.0 μ s	2.7 μ s
	P: Indir. (Data)					271.3 μ s	3.4 μ s	271.3 μ s	3.4 μ s
	P: Indir. (Bit)					271.3 μ s	3.4 μ s	271.3 μ s	3.4 μ s

Intelligent I/O Instructions

Intelligent I/O Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
RD	V: Data Reg.	TBD	TBD	TBD	TBD	385.7 μ s	1.2 μ s	385.7 μ s	1.2 μ s
	V: Bit Reg.					385.7 μ s	1.2 μ s	385.7 μ s	1.2 μ s
WT	V: Data Reg.	TBD	TBD	TBD	TBD	385.6 μ s	1.2 μ s	385.6 μ s	1.2 μ s
	V: Bit Reg.					385.6 μ s	1.2 μ s	385.6 μ s	1.2 μ s

Message Instructions

Message Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
FAULT	V: Data Reg.	171 μs	8.4 μs	23176 μs	8.4 μs	84.9 μs	1.1 μs	84.9 μs	1.1 μs
	V: Bit Reg.	253 μs	8.4 μs	23206 μs	8.4 μs	84.9 μs	1.1 μs	84.9 μs	1.1 μs
	K: Constant	2798 μs	8.4 μs	29108 μs	8.4 μs	80.8 μs	1.2 μs	80.8 μs	1.2 μs
DLBL	K	0 μs	0 μs	0 μs	0 μs	0 μs	0 μs	0 μs	0 μs
NCON	K	0 μs	0 μs	0 μs	0 μs	0 μs	0 μs	0 μs	0 μs
ACON	K	0 μs	0 μs	0 μs	0 μs	0 μs	0 μs	0 μs	0 μs
PRINT	Text Data	-	-	-	-	36.3 μs	1.1 μs	36.3 μs	1.1 μs

RLL^{PLUS} Instructions

RLL ^{PLUS} Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
ISG	S	31 μs	32 μs	28 μs	27 μs	20.9 μs	9.2 μs	20.9 μs	9.2 μs
SG	S	31 μs	32 μs	28 μs	27 μs	20.9 μs	9.2 μs	20.9 μs	9.2 μs
JMP	S	14 μs	8 μs	14.3 μs	8.4 μs	20.9 μs	3.7 μs	20.9 μs	3.7 μs
NJMP	S	14 μs	8 μs	13.3 μs	8.4 μs	21.0 μs	4.0 μs	21.0 μs	4.0 μs
CV	S	43 μs	27 μs	20 μs	20 μs	12.1 μs	12.1 μs	12.1 μs	12.1 μs
CVJMP	S (N stages, 1 to 16)	33 μs + 14.5 μs x N	23 μs	22.9 μs + 6.1 μs x N	10 μs	11.0 μs	11.0 μs	11.0 μs	11.0 μs
BCALL	C	18 μs	17 μs	17 μs	18 μs	22.1 μs	22.6 μs	22.1 μs	22.6 μs
BLK	C	32 μs	30 μs	17 μs	13 μs	17.1 μs	14.6 μs	17.1 μs	14.6 μs
BEND	None	17 μs	17 μs	9 μs	9 μs	8.7 μs	0.0 μs	8.7 μs	0.0 μs

DRUM Instructions

Drum Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
DRUM	CT	-	-	-	-	265.2 μs	48.8 μs	265.2 μs	48.8 μs
EDRUM	CT	-	-	-	-	189.5 μs	78.0 μs	189.5 μs	78.0 μs
MDRMD	CT	-	-	-	-	411.3 μs	216.4 μs	411.3 μs	216.4 μs
MDRMW	CT	-	-	-	-	378.6 μs	147.0 μs	378.6 μs	147.0 μs

Clock / Calendar Instructions

Clock / Calendar Instructions		DL230		DL240		DL250-1		DL260	
Instruction		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
DATE	V: Data Reg.	-	-	-	-	24.0 μs	1.2 μs	24.0 μs	1.2 μs
	V: Bit Reg.								
TIME	V: Data Reg.	-	-	-	-	50.8 μs	1.2 μs	50.8 μs	1.2 μs
	V: Bit Reg.								

Modbus Instructions

Modbus Instructions		DL230		DL240		DL250-1		DL260	
Instruction		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
MRX	Input, Input Register Coil, Holding Register	-	-	-	-	-	-	120.2 μs	1.3 μs
MWX	Input, Input Register Coil, Holding Register	-	-	-	-	-	-	21.3 μs	1.3 μs

ASCII Instructions

ASCII Instructions		DL230		DL240		DL250-1		DL260	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
AIN	V	-	-	-	-	-	-	13.9 μs	12.0 μs
AFIND	V	-	-	-	-	-	-	111.5 μs	1.3 μs
AEX	V	-	-	-	-	-	-	111.7 μs	1.3 μs
CMPV	V	-	-	-	-	-	-	12.2 μs	1.3 μs
SWAPB	V	-	-	-	-	-	-	109.8 μs	1.3 μs
VPRINT	Text Data	-	-	-	-	-	-	161.6 μs	1.3 μs
PRINTV	V	-	-	-	-	-	-	163.3 μs	1.3 μs
ACRB	V	-	-	-	-	-	-	3.9 μs	1.1 μs