

# INSTRUCTION EXECUTION TIMES

---



## In This Appendix...

Introduction .....	C-2
Boolean Instructions .....	C-3
Comparative Boolean Instructions .....	C-4
Bit of Word Boolean Instructions .....	C-13
Immediate Instructions .....	C-14
Timer, Counter and Shift Register Instructions .....	C-15
Accumulator Data Instructions .....	C-16
Logical Instructions .....	C-18
Math Instructions .....	C-20
Differential Instructions .....	C-23
Bit Instructions .....	C-24
Number Conversion Instructions .....	C-25
Table Instructions .....	C-25
CPU Control Instructions .....	C-27
Program Control Instructions .....	C-27
Interrupt Instructions .....	C-28
Network Instructions .....	C-28
Intelligent I/O Instructions .....	C-28
Message Instructions .....	C-29
RLLPLUS Instructions .....	C-29
DRUM Instructions .....	C-29
Clock / Calender Instructions .....	C-30
Modbus Instructions .....	C-30
ASCII Instructions .....	C-30

## Introduction

This appendix contains several tables that provide the instruction execution times for the DL205 CPUs. One thing you will notice is that many of the execution times depend on the type of data being used with the instruction. For example, you'll notice that some of the instructions that use V-memory locations are further defined by the following items:

- Data Registers
- Bit Registers

## V-memory Data Registers

Some V-memory locations are considered data registers. For example, the V-memory locations that store the timer or counter current values, or just regular user V-memory, would be considered as a V-memory data register. Don't think that you cannot load a bit pattern into these types of registers, you can. It's just that their primary use is as a data register. The following locations are considered as data registers.

Data Registers	D2-230	D2-240	D2-250-1	D2-260/D2-262
Timer Current Values	V0 - V77	V0 - V177	V0 - V377	V0 - V377
Counter Current Values	V1000 - V1077	V1000 - V1177	V1000 - V1177	V1000 - V1377
User Data Words	V2000 - V2377 V4000 - V4177	V2000 - V3777 V4000 - V4377	V1400 - V7377 V10000 - V17777	V400 - V777 V1400 - V7377 V10000 - V35777


## V-Memory Bit Registers

You may recall that some of the discrete points such as X, Y, C, etc., are mapped automatically into V-memory. The following locations that contain this data are considered bit registers.

Bit Registers	D2-230	D2-240	D2-250-1	D2-260/D2-262
Input Points (X)	V40400 - V40407	V40400 - V40423	V40400 - V40437	V40400 - V40477
Output Points (Y)	V40500 - V40507	V40500 - V40523	V40500 - V40537	V40500 - V40577
Control Relays (C)	V40600 - V40617	V40600 - V40617	V40600 - V40677	V40600 - V40777
Timer Status Bits	V41100 - V41103	V41100 - V41107	V41100 - V41117	V41100 - V41177
Counter Status Bits	V41040 - V41143	V41040 - V41147	V41040 - V41147	V41140 - V41157
Stages	V41000 - V41017	V41000 - V41037	V41000 - V41077	V41000 - V41077

## How to Read the Tables

Some of the instructions can have more than one parameter. For example, the SET instruction shown in the ladder program to the right can set a single point or a range of points.



In these cases, execution times depend on the number and type of parameters. The execution time tables list execution times for both situations, as shown below:

SET	1st #: X, Y, C, 2nd #: X, Y, C, S (N pt)	9.2 $\mu$ s 9.6 $\mu$ s + 0.9 $\mu$ s x N
RST	1st #: X, Y, C, 2nd #: X, Y, C, S (N pt)	9.2 $\mu$ s 9.6 $\mu$ s + 0.9 $\mu$ s x N

Execution depends on numbers of locations and types of data used

## Boolean Instructions

Boolean Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
STR	X, Y, C, T, CT, S, SP	3.3 $\mu$ s	3.3 $\mu$ s	1.4 $\mu$ s	1.4 $\mu$ s	0.67 $\mu$ s	0 $\mu$ s	0.67 $\mu$ s	0 $\mu$ s
STRN	X, Y, C, T, CT, S, SP	3.9 $\mu$ s	3.9 $\mu$ s	1.6 $\mu$ s	1.6 $\mu$ s	0.67 $\mu$ s	0 $\mu$ s	0.67 $\mu$ s	0 $\mu$ s
OR	X, Y, C, T, CT, S, SP	2.7 $\mu$ s	2.7 $\mu$ s	1.0 $\mu$ s	1.0 $\mu$ s	0.51 $\mu$ s	0.51 $\mu$ s	0.51 $\mu$ s	0.51 $\mu$ s
ORN	X, Y, C, T, CT, S, SP	3.3 $\mu$ s	3.3 $\mu$ s	1.4 $\mu$ s	1.4 $\mu$ s	0.55 $\mu$ s	0.55 $\mu$ s	0.55 $\mu$ s	0.55 $\mu$ s
AND	X, Y, C, T, CT, S, SP	2.1 $\mu$ s	2.1 $\mu$ s	0.8 $\mu$ s	0.8 $\mu$ s	0.42 $\mu$ s	0.42 $\mu$ s	0.42 $\mu$ s	0.42 $\mu$ s
ANDN	X, Y, C, T, CT, S, SP	2.7 $\mu$ s	2.7 $\mu$ s	1.2 $\mu$ s	1.2 $\mu$ s	0.51 $\mu$ s	0.51 $\mu$ s	0.51 $\mu$ s	0.51 $\mu$ s
ANDSTR	None	1.2 $\mu$ s	1.2 $\mu$ s	0.7 $\mu$ s	0.7 $\mu$ s	0.37 $\mu$ s	0.37 $\mu$ s	0.37 $\mu$ s	0.37 $\mu$ s
ORSTR	None	1.2 $\mu$ s	1.2 $\mu$ s	0.7 $\mu$ s	0.7 $\mu$ s	0.37 $\mu$ s	0.37 $\mu$ s	0.37 $\mu$ s	0.37 $\mu$ s
OUT	X, Y, C	3.4 $\mu$ s	3.4 $\mu$ s	7.95 $\mu$ s	7.65 $\mu$ s	1.82 $\mu$ s	1.82 $\mu$ s	1.82 $\mu$ s	1.82 $\mu$ s
OROUT	X, Y, C	8.6 $\mu$ s	8.6 $\mu$ s	8.25 $\mu$ s	8.4 $\mu$ s	2.09 $\mu$ s	2.09 $\mu$ s	2.09 $\mu$ s	2.09 $\mu$ s
NOT		-	-	-	-	1.04 $\mu$ s	1.04 $\mu$ s	1.04 $\mu$ s	1.04 $\mu$ s
SET	1st #: X, Y, C, S, 2nd #: X, Y, C, S (N pt)	17.4 $\mu$ s 12.0 $\mu$ s + 5.4 $\mu$ s x N	6.8 $\mu$ s 6.8 $\mu$ s	11.4 $\mu$ s 11.0 $\mu$ s + 7.0 $\mu$ s x N	8.4 $\mu$ s 8.4 $\mu$ s	9.2 $\mu$ s 9.6 $\mu$ s + 0.9 $\mu$ s x N	1.0 $\mu$ s 1.1 $\mu$ s	9.2 $\mu$ s 9.6 $\mu$ s + 0.9 $\mu$ s x N	1.0 $\mu$ s 1.1 $\mu$ s
	1st #: X, Y, C, S 2nd #: X, Y, C, S (N pt)	17.7 $\mu$ s 10.5 $\mu$ s + 5.2 $\mu$ s x N	6.8 $\mu$ s 6.8 $\mu$ s	11.4 $\mu$ s 11.0 $\mu$ s + 7.0 $\mu$ s x N	8.4 $\mu$ s 8.4 $\mu$ s	9.2 $\mu$ s 9.6 $\mu$ s + 0.9 $\mu$ s x N	1.0 $\mu$ s 1.1 $\mu$ s	9.2 $\mu$ s 9.6 $\mu$ s + 0.9 $\mu$ s x N	1.0 $\mu$ s 1.1 $\mu$ s
RST	1st #: T, CT 2nd #: T, CT (N pt)	31.6 $\mu$ s 17 $\mu$ s + 14.6 $\mu$ s x N	6.8 $\mu$ s 6.8 $\mu$ s	29.0 $\mu$ s 24.3 $\mu$ s + 4.7 $\mu$ s x N	8.4 $\mu$ s 8.4 $\mu$ s	25.7 $\mu$ s 16.8 $\mu$ s + 2.7 $\mu$ s x N	1.1 $\mu$ s 1.4 $\mu$ s	25.7 $\mu$ s 16.8 $\mu$ s + 2.7 $\mu$ s x N	1.1 $\mu$ s 1.4 $\mu$ s
	1wd: Y 2wd: Y (N points)	19.0 $\mu$ s 15 $\mu$ s + 4 $\mu$ s x N	19.0 $\mu$ s 15 $\mu$ s + 4 $\mu$ s x N	13.0 $\mu$ s 11 $\mu$ s + 3 $\mu$ s x N	13.0 $\mu$ s 11 $\mu$ s + 3 $\mu$ s x N	5.6 $\mu$ s 9.2 $\mu$ s + 0.3 $\mu$ s x N	5.4 $\mu$ s 4.8 $\mu$ s	5.6 $\mu$ s 9.2 $\mu$ s + 0.3 $\mu$ s x N	5.4 $\mu$ s 4.8 $\mu$ s

## Comparative Boolean Instructions

Comparative Boolean Instructions			D2-230		D2-240		D2-250-1		D2-260/D2-262		
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
STRE	<i>1st</i>	<i>2nd</i>									
	V: Data Reg.	V: Data Reg.	77 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	158 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
	V: Bit Reg.	V: Data Reg.	158 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	240 µs	13.8 µs	225 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	139 µs	13.8 µs	135 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	231 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	324 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.7 µs	27.7 µs	27.7 µs	27.7 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.7 µs	27.7 µs	27.7 µs	27.7 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
	STRNE	<i>1st</i>	<i>2nd</i>								
		V: Data Reg.	V: Data Reg.	77 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
			V: Bit Reg.	158 µs	13.8 µs	136 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
K: Constant			57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
P: Indir. (Data)			-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
P: Indir. (Bit)			-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
V: Bit Reg.		V: Data Reg.	158 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	240 µs	13.8 µs	225 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	139 µs	13.8 µs	135 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	231 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	324 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
P: Indir. (Data)		V: Data Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		V: Bit Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
P: Indir. (Bit)		V: Data Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		V: Bit Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	

## Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions			D2-230		D2-240		D2-250-1		D2-260/D2-262		
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
ORE	<i>1st</i>	<i>2nd</i>									
	V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	140 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
	V: Bit Reg.	V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	239 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	230 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	324 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		V: Bit Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	50.4 µs	50.4 µs	50.4 µs	50.4 µs	
		P: Indir. (Bit)	-	-	-	-	50.4 µs	50.4 µs	50.4 µs	50.4 µs	
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		V: Bit Reg.	-	-	-	-	30.3 µs	30.3 µs	30.3 µs	30.3 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	50.4 µs	50.4 µs	50.4 µs	50.4 µs	
		P: Indir. (Bit)	-	-	-	-	50.4 µs	50.4 µs	50.4 µs	50.4 µs	
	ORNE	<i>1st</i>	<i>2nd</i>								
		V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
			V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
K: Constant			55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
P: Indir. (Data)			-	-	141 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
P: Indir. (Bit)			-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
V: Bit Reg.		V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		V: Bit Reg.	239 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs	
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs	
		P: Indir. (Data)	-	-	230 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
		P: Indir. (Bit)	-	-	323 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs	
P: Indir. (Data)		V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
P: Indir. (Bit)		V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	

## Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262		
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
ANDE	<i>1st</i>									
	<i>2nd</i>									
	V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	139 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	233 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	V: Bit Reg.	V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	239 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	229 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	322 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
	ANDNE	<i>1st</i>								
		<i>2nd</i>								
V: Data Reg.		V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	133 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	139 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	233 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
V: Bit Reg.		V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	239 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	229 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	323 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
P: Indir. (Data)		V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
P: Indir. (Bit)		V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs

## Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262		
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
STR	<i>1st</i>									
	<i>2nd</i>									
	T, CT	V: Data Reg.	76 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	<i>1st</i>									
	<i>2nd</i>									
	V: Data Reg.	V: Data Reg.	78 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	159 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	V: Bit Reg.	V: Data Reg.	159 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	241 µs	13.8 µs	225 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	139 µs	13.8 µs	135 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	231 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	324 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
	V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs	
	K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs	
	P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	
	P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	

## Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262		
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
STRN	<i>1st</i>									
	<i>2nd</i>									
	T, CT	V: Data Reg.	78 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	13.8 µs	136 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	<i>1st</i>									
	<i>2nd</i>									
	V: Data Reg.	V: Data Reg.	78 µs	13.8 µs	46 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	159 µs	13.8 µs	135 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	57 µs	13.8 µs	46 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	141 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	235 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	V: Bit Reg.	V: Data Reg.	159 µs	13.8 µs	136 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	241 µs	13.8 µs	225 µs	16.2 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	139 µs	13.8 µs	135 µs	16.2 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	231 µs	111.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	324 µs	115.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
P: Indir. (Bit)		-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	



## Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262		
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
OR	<i>1st</i>									
	<i>2nd</i>									
	T, CT	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	140 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	<i>1st</i>									
	<i>2nd</i>									
	V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	140 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	V: Bit Reg.	V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	240 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	230 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	323 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
P: Indir. (Bit)		-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	

## Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262		
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
ORN	<i>1st</i>									
	<i>2nd</i>									
	T, CT	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	140 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	<i>1st</i>									
	<i>2nd</i>									
	V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	141 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	234 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	V: Bit Reg.	V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	240 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	230 µs	110.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	324 µs	114.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs

## Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262		
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
AND	<i>1st</i>									
	<i>2nd</i>									
	T, CT	V: Data Reg.	76 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	139 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	233 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	<i>1st</i>									
	<i>2nd</i>									
	V: Data Reg.	V: Data Reg.	75 µs	12.0 µs	44 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	55 µs	12.0 µs	44 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	140 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	233 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	V: Bit Reg.	V: Data Reg.	158 µs	12.0 µs	134 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		V: Bit Reg.	240 µs	12.0 µs	223 µs	13.9 µs	7.6 µs	7.6 µs	7.6 µs	7.6 µs
		K: Constant	137 µs	12.0 µs	133 µs	13.9 µs	4.8 µs	4.8 µs	4.8 µs	4.8 µs
		P: Indir. (Data)	-	-	229 µs	109.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	323 µs	113.0 µs	30.2 µs	30.2 µs	30.2 µs	30.2 µs
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
		P: Indir. (Bit)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		V: Bit Reg.	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
		K: Constant	-	-	-	-	27.4 µs	27.4 µs	27.4 µs	27.4 µs
		P: Indir. (Data)	-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs
P: Indir. (Bit)		-	-	-	-	51.0 µs	51.0 µs	51.0 µs	51.0 µs	

## Comparative Boolean Instructions (cont'd)

Comparative Boolean Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262		
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
ANDN	<i>1st</i>									
	<i>2nd</i>									
	T, CT	V: Data Reg.	76 $\mu$ s	12.0 $\mu$ s	44 $\mu$ s	13.9 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s
		V: Bit Reg.	158 $\mu$ s	12.0 $\mu$ s	134 $\mu$ s	13.9 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s
		K: Constant	55 $\mu$ s	12.0 $\mu$ s	44 $\mu$ s	13.9 $\mu$ s	4.8 $\mu$ s	4.8 $\mu$ s	4.8 $\mu$ s	4.8 $\mu$ s
		P: Indir. (Data)	-	-	139 $\mu$ s	110.0 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s
		P: Indir. (Bit)	-	-	233 $\mu$ s	114.0 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s
	<i>1st</i>									
	<i>2nd</i>									
	V: Data Reg.	V: Data Reg.	75 $\mu$ s	12.0 $\mu$ s	44 $\mu$ s	13.9 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s
		V: Bit Reg.	158 $\mu$ s	12.0 $\mu$ s	134 $\mu$ s	13.9 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s
		K: Constant	55 $\mu$ s	12.0 $\mu$ s	44 $\mu$ s	13.9 $\mu$ s	4.8 $\mu$ s	4.8 $\mu$ s	4.8 $\mu$ s	4.8 $\mu$ s
		P: Indir. (Data)	-	-	139 $\mu$ s	109.0 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s
		P: Indir. (Bit)	-	-	233 $\mu$ s	113.0 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s
	V: Bit Reg.	V: Data Reg.	158 $\mu$ s	12.0 $\mu$ s	134 $\mu$ s	13.9 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s
		V: Bit Reg.	240 $\mu$ s	12.0 $\mu$ s	223 $\mu$ s	13.9 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s	7.6 $\mu$ s
		K: Constant	137 $\mu$ s	12.0 $\mu$ s	133 $\mu$ s	13.9 $\mu$ s	4.8 $\mu$ s	4.8 $\mu$ s	4.8 $\mu$ s	4.8 $\mu$ s
		P: Indir. (Data)	-	-	229 $\mu$ s	109.0 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s
		P: Indir. (Bit)	-	-	322 $\mu$ s	113.0 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s	30.2 $\mu$ s
	P: Indir. (Data)	V: Data Reg.	-	-	-	-	29.9 $\mu$ s	29.9 $\mu$ s	29.9 $\mu$ s	29.9 $\mu$ s
		V: Bit Reg.	-	-	-	-	29.9 $\mu$ s	29.9 $\mu$ s	29.9 $\mu$ s	29.9 $\mu$ s
		K: Constant	-	-	-	-	27.4 $\mu$ s	27.4 $\mu$ s	27.4 $\mu$ s	27.4 $\mu$ s
		P: Indir. (Data)	-	-	-	-	51.0 $\mu$ s	51.0 $\mu$ s	51.0 $\mu$ s	51.0 $\mu$ s
		P: Indir. (Bit)	-	-	-	-	51.0 $\mu$ s	51.0 $\mu$ s	51.0 $\mu$ s	51.0 $\mu$ s
	P: Indir. (Bit)	V: Data Reg.	-	-	-	-	29.9 $\mu$ s	29.9 $\mu$ s	29.9 $\mu$ s	29.9 $\mu$ s
		V: Bit Reg.	-	-	-	-	29.9 $\mu$ s	29.9 $\mu$ s	29.9 $\mu$ s	29.9 $\mu$ s
		K: Constant	-	-	-	-	27.4 $\mu$ s	27.4 $\mu$ s	27.4 $\mu$ s	27.4 $\mu$ s
		P: Indir. (Data)	-	-	-	-	51.0 $\mu$ s	51.0 $\mu$ s	51.0 $\mu$ s	51.0 $\mu$ s
P: Indir. (Bit)		-	-	-	-	51.0 $\mu$ s	51.0 $\mu$ s	51.0 $\mu$ s	51.0 $\mu$ s	

## Bit of Word Boolean Instructions

Bit of Word Boolean Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
STRB	V: Data Reg.	-	-	-	-	3.1 µs	3.1 µs	3.1 µs	3.1 µs
	V: Bit Reg.	-	-	-	-	3.1 µs	3.1 µs	3.1 µs	3.1 µs
	P: Indir. (Data)	-	-	-	-	30.0 µs	30.0 µs	30.0 µs	30.0 µs
	P: Indir. (Bit)	-	-	-	-	30.0 µs	30.0 µs	30.0 µs	30.0 µs
STRNB	V: Data Reg.	-	-	-	-	3.0 µs	3.0 µs	3.0 µs	3.0 µs
	V: Bit Reg.	-	-	-	-	3.0 µs	3.0 µs	3.0 µs	3.0 µs
	P: Indir. (Data)	-	-	-	-	29.8 µs	29.8 µs	29.8 µs	29.8 µs
	P: Indir. (Bit)	-	-	-	-	29.8 µs	29.8 µs	29.8 µs	29.8 µs
ORB	V: Data Reg.	-	-	-	-	2.9 µs	2.9 µs	2.9 µs	2.9 µs
	V: Bit Reg.	-	-	-	-	2.9 µs	2.9 µs	2.9 µs	2.9 µs
	P: Indir. (Data)	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
	P: Indir. (Bit)	-	-	-	-	29.9 µs	29.9 µs	29.9 µs	29.9 µs
ORNB	V: Data Reg.	-	-	-	-	2.8 µs	2.8 µs	2.8 µs	2.8 µs
	V: Bit Reg.	-	-	-	-	2.8 µs	2.8 µs	2.8 µs	2.8 µs
	P: Indir. (Data)	-	-	-	-	29.6 µs	29.6 µs	29.6 µs	29.6 µs
	P: Indir. (Bit)	-	-	-	-	29.6 µs	29.6 µs	29.6 µs	29.6 µs
ANDB	V: Data Reg.	-	-	-	-	2.8 µs	2.8 µs	2.8 µs	2.8 µs
	V: Bit Reg.	-	-	-	-	2.8 µs	2.8 µs	2.8 µs	2.8 µs
	P: Indir. (Data)	-	-	-	-	29.6 µs	29.6 µs	29.6 µs	29.6 µs
	P: Indir. (Bit)	-	-	-	-	29.6 µs	29.6 µs	29.6 µs	29.6 µs
ANDNB	V: Data Reg.	-	-	-	-	2.7 µs	2.7 µs	2.7 µs	2.7 µs
	V: Bit Reg.	-	-	-	-	2.7 µs	2.7 µs	2.7 µs	2.7 µs
	P: Indir. (Data)	-	-	-	-	29.6 µs	29.6 µs	29.6 µs	29.6 µs
	P: Indir. (Bit)	-	-	-	-	29.6 µs	29.6 µs	29.6 µs	29.6 µs
OUTB	V: Data Reg.	-	-	-	-	3.1 µs	3.4 µs	3.1 µs	3.4 µs
	V: Bit Reg.	-	-	-	-	3.1 µs	3.4 µs	3.1 µs	3.4 µs
	P: Indir. (Data)	-	-	-	-	30.3 µs	30.7 µs	30.3 µs	30.7 µs
	P: Indir. (Bit)	-	-	-	-	30.3 µs	30.7 µs	30.3 µs	30.7 µs
SETB	V: Data Reg.	-	-	-	-	13.4 µs	3.4 µs	13.4 µs	3.4 µs
	V: Bit Reg.	-	-	-	-	13.4 µs	3.4 µs	13.4 µs	3.4 µs
	P: Indir. (Data)	-	-	-	-	41.1 µs	29.1 µs	41.1 µs	29.1 µs
	P: Indir. (Bit)	-	-	-	-	41.1 µs	29.1 µs	41.1 µs	29.1 µs
RSTB	V: Data Reg.	-	-	-	-	13.5 µs	1.4 µs	13.5 µs	1.4 µs
	V: Bit Reg.	-	-	-	-	13.5 µs	1.4 µs	13.5 µs	1.4 µs
	P: Indir. (Data)	-	-	-	-	41.3 µs	29.1 µs	41.3 µs	29.1 µs
	P: Indir. (Bit)	-	-	-	-	41.3 µs	29.1 µs	41.3 µs	29.1 µs

## Immediate Instructions

Immediate Instructions			D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
LDI	V		-	-	-	-	-	-	20.6 $\mu$ s	1.1 $\mu$ s
LDIF	1st#:	X	-	-	-	-	-	-	-	-
	2nd#:	K: Constant	-	-	-	-	-	-	26.6 $\mu$ s + 0.9 $\mu$ s x N	1.4 $\mu$ s
STRI	X		27 $\mu$ s	9.8 $\mu$ s	29 $\mu$ s	10.7 $\mu$ s	19.3 $\mu$ s	19.3 $\mu$ s	19.3 $\mu$ s	19.3 $\mu$ s
STRNI	X		26 $\mu$ s	8.6 $\mu$ s	29 $\mu$ s	10.7 $\mu$ s	19.4 $\mu$ s	19.4 $\mu$ s	19.4 $\mu$ s	19.4 $\mu$ s
ORI	X		27 $\mu$ s	9.8 $\mu$ s	29 $\mu$ s	8.4 $\mu$ s	19.1 $\mu$ s	18.7 $\mu$ s	19.1 $\mu$ s	18.7 $\mu$ s
ORNI	X		26 $\mu$ s	8.6 $\mu$ s	29 $\mu$ s	8.4 $\mu$ s	19.2 $\mu$ s	18.9 $\mu$ s	19.2 $\mu$ s	18.9 $\mu$ s
ANDI	X		25 $\mu$ s	8.0 $\mu$ s	27 $\mu$ s	8.4 $\mu$ s	18.7 $\mu$ s	18.7 $\mu$ s	18.7 $\mu$ s	18.7 $\mu$ s
ANDNI	X		24 $\mu$ s	6.8 $\mu$ s	28 $\mu$ s	8.4 $\mu$ s	18.8 $\mu$ s	18.8 $\mu$ s	18.8 $\mu$ s	18.8 $\mu$ s
OROUTI	Y		45 $\mu$ s	45 $\mu$ s	39 $\mu$ s	40 $\mu$ s	27.5 $\mu$ s	27.5 $\mu$ s	27.5 $\mu$ s	27.5 $\mu$ s
OUTI	Y		45 $\mu$ s	45 $\mu$ s	39 $\mu$ s	40 $\mu$ s	25.5 $\mu$ s	25.5 $\mu$ s	25.5 $\mu$ s	25.5 $\mu$ s
OUTIF	1st#:	Y	-	-	-	-	-	-	-	-
	2nd#:	K: Constant	-	-	-	-	-	-	66.1 $\mu$ s + 0.9 $\mu$ s x N	1.4 $\mu$ s
SETI	1st#:	Y	25.5 $\mu$ s	6.8 $\mu$ s	39.0 $\mu$ s	8.4 $\mu$ s	23.1 $\mu$ s	0.9 $\mu$ s	23.1 $\mu$ s	0.9 $\mu$ s
	2nd#:	Y (N pt)	5.5 $\mu$ s + 20 $\mu$ s x N	6.8 $\mu$ s	44 $\mu$ s + 25 $\mu$ s x N	8.4 $\mu$ s	22.8 $\mu$ s + 1.4 $\mu$ s x N	0.9 $\mu$ s	22.8 $\mu$ s + 1.4 $\mu$ s x N	0.9 $\mu$ s
RSTI	1st#:	Y	25.5 $\mu$ s	6.8 $\mu$ s	37 $\mu$ s	8.4 $\mu$ s	23.2 $\mu$ s	0.9 $\mu$ s	23.2 $\mu$ s	0.9 $\mu$ s
	2nd#:	Y (N pt)	5 $\mu$ s + 20.5 $\mu$ s x N	6.8 $\mu$ s	45 $\mu$ s + 22 $\mu$ s x N	8.4 $\mu$ s	22.8 $\mu$ s + 1.4 $\mu$ s x N	0.9 $\mu$ s	22.8 $\mu$ s + 1.4 $\mu$ s x N	0.9 $\mu$ s

## Timer, Counter and Shift Register Instructions

Timer, Counter and Shift Register Instructions			D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
	1st	2nd								
TMR	T	V: Data Reg.	75 µs	31 µs	61 µs	23.5 µs	26.8 µs	7.3 µs	26.8 µs	7.3 µs
		V: Bit Reg.	158 µs	31 µs	158 µs	23.5 µs	26.8 µs	7.3 µs	26.8 µs	7.3 µs
		K: Constant	66 µs	31 µs	70 µs	23.5 µs	20.0 µs	4.8 µs	20.0 µs	4.8 µs
		P: Indir. (Data)	-	-	177 µs	131.0 µs	45.6 µs	30.2 µs	45.6 µs	30.2 µs
		P: Indir. (Bit)	-	-	271 µs	136.0 µs	45.6 µs	30.2 µs	45.6 µs	30.2 µs
TMRF	T	V: Data Reg.	75 µs	31 µs	61 µs	23.5 µs	51.4 µs	7.3 µs	51.4 µs	7.3 µs
		V: Bit Reg.	158 µs	31 µs	158 µs	23.5 µs	51.4 µs	7.3 µs	51.4 µs	7.3 µs
		K: Constant	66 µs	31 µs	70 µs	23.5 µs	48.4 µs	4.6 µs	48.4 µs	4.6 µs
		P: Indir. (Data)	-	-	177 µs	131.0 µs	75.9 µs	30.2 µs	75.9 µs	30.2 µs
		P: Indir. (Bit)	-	-	271 µs	136.0 µs	75.9 µs	30.2 µs	75.9 µs	30.2 µs
TMRA	T	V: Data Reg.	94 µs	56 µs	75 µs	41 µs	48.9 µs	7.3 µs	48.9 µs	7.3 µs
		V: Bit Reg.	304 µs	264 µs	253 µs	219 µs	48.9 µs	7.3 µs	48.9 µs	7.3 µs
		K: Constant	95 µs	45 µs	79 µs	49 µs	45.0 µs	4.6 µs	45.0 µs	4.6 µs
		P: Indir. (Data)	-	-	193 µs	159 µs	75.9 µs	30.2 µs	75.9 µs	30.2 µs
		P: Indir. (Bit)	-	-	366 µs	331 µs	75.9 µs	30.2 µs	75.9 µs	30.2 µs
TMRAF	T	V: Data Reg.	98 µs	54 µs	75 µs	42 µs	54.2 µs	7.3 µs	54.2 µs	7.3 µs
		V: Bit Reg.	304 µs	264 µs	253 µs	218 µs	54.2 µs	7.3 µs	54.2 µs	7.3 µs
		K: Constant	95 µs	49 µs	80 µs	50 µs	50.3 µs	4.6 µs	50.3 µs	4.6 µs
		P: Indir. (Data)	-	-	193 µs	159 µs	81.2 µs	30.2 µs	81.2 µs	30.2 µs
		P: Indir. (Bit)	-	-	366 µs	331 µs	81.2 µs	30.2 µs	81.2 µs	30.2 µs
CNT	CT	V: Data Reg.	68 µs	61 µs	59 µs	38 µs	25.8 µs	7.3 µs	25.8 µs	7.3 µs
		V: Bit Reg.	148 µs	141 µs	157 µs	133 µs	25.8 µs	7.3 µs	25.8 µs	7.3 µs
		K: Constant	56 µs	45 µs	59 µs	45 µs	22.2 µs	4.6 µs	22.2 µs	4.6 µs
		P: Indir. (Data)	-	-	176 µs	152 µs	53.5 µs	30.2 µs	53.5 µs	30.2 µs
		P: Indir. (Bit)	-	-	270 µs	245 µs	53.5 µs	30.2 µs	53.5 µs	30.2 µs
SGCNT	CT	V: Data Reg.	57 µs	64 µs	58 µs	38 µs	27.3 µs	7.3 µs	27.3 µs	7.3 µs
		V: Bit Reg.	140 µs	148 µs	155 µs	133 µs	27.3 µs	7.3 µs	27.3 µs	7.3 µs
		K: Constant	46 µs	53 µs	67 µs	45 µs	23.5 µs	4.6 µs	23.5 µs	4.6 µs
		P: Indir. (Data)	-	-	175 µs	152 µs	54.9 µs	30.2 µs	54.9 µs	30.2 µs
		P: Indir. (Bit)	-	-	268 µs	245 µs	54.9 µs	30.2 µs	54.9 µs	30.2 µs
UDC	CT	V: Data Reg.	103 µs	74 µs	80 µs	56 µs	39.8 µs	7.3 µs	39.8 µs	7.3 µs
		V: Bit Reg.	310 µs	281 µs	261 µs	224 µs	39.8 µs	7.3 µs	39.8 µs	7.3 µs
		K: Constant	102 µs	70 µs	97 µs	60 µs	35.4 µs	4.6 µs	35.4 µs	4.6 µs
		P: Indir. (Data)	-	-	202 µs	165 µs	67.8 µs	30.2 µs	67.8 µs	30.2 µs
		P: Indir. (Bit)	-	-	374 µs	336 µs	67.8 µs	30.2 µs	67.8 µs	30.2 µs
SR	C (N points to shift)		30 µs + 4.6 µs x N	17.2 µs	25 µs + 4 µs x N	19.7 µs	17.8 µs + 0.9 µs x N	9.8 µs	17.8 µs + 0.9 µs x N	9.8 µs

## Accumulator Data Instructions

Accumulator/Stack Load and Output Data Instructions			D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
LD	V: Data Reg.		68 µs	8.4 µs	68 µs	8.4 µs	11.8 µs	1.0 µs	11.8 µs	1.0 µs
	V: Bit Reg.		149 µs	8.4 µs	143 µs	8.4 µs	11.8 µs	1.0 µs	11.8 µs	1.0 µs
	K: Constant		62 µs	8.4 µs	159 µs	8.4 µs	9.0 µs	1.0 µs	9.0 µs	1.0 µs
	P: Indir. (Data)		169 µs	8.4 µs	238 µs	8.4 µs	33.9 µs	0.9 µs	33.9 µs	0.9 µs
	P: Indir. (Bit)		256 µs	8.4 µs	62 µs	8.4 µs	33.9 µs	0.9 µs	33.9 µs	0.9 µs
LDA	O: (Octal constant for address)		58 µs	8.4 µs	56 µs	8.4 µs	10.4 µs	1.0 µs	10.4 µs	1.0 µs
LDD	V: Data Reg.		72 µs	8.4 µs	67 µs	8.4 µs	12.2 µs	1.0 µs	12.2 µs	1.0 µs
	V: Bit Reg.		266 µs	8.4 µs	228 µs	8.4 µs	12.2 µs	1.0 µs	12.2 µs	1.0 µs
	K: Constant		64 µs	8.4 µs	69 µs	8.4 µs	9.0 µs	1.0 µs	9.0 µs	1.0 µs
	P: Indir. (Data)		172 µs	8.4 µs	158 µs	8.4 µs	37.8 µs	0.9 µs	37.8 µs	0.9 µs
	P: Indir. (Bit)		373 µs	8.4 µs	323 µs	8.4 µs	37.8 µs	0.9 µs	37.8 µs	0.9 µs
LDF	1st X, Y, C, S, T, CT, SP	2nd K: Constant	-	-	86 µs + 5 µs x N	8.4 µs	20.5 µs + 0.9 µs x N	0.9 µs	20.5 µs + 0.9 µs x N	0.9 µs
LDR	V: Data Reg.		-	-	-	-	29.5 µs	1.0 µs	29.5 µs	1.0 µs
	V: Bit Reg.		-	-	-	-	29.5 µs	1.0 µs	29.5 µs	1.0 µs
	K: Constant		-	-	-	-	25.5 µs	1.0 µs	25.5 µs	1.0 µs
	P: Indir. (Data)		-	-	-	-	54.9 µs	1.0 µs	54.9 µs	1.0 µs
	P: Indir. (Bit)		-	-	-	-	54.9 µs	1.0 µs	54.9 µs	1.0 µs
LDSX	K: Constant		-	-	79 µs	8.4 µs	14.6 µs	1.0 µs	14.6 µs	1.0 µs
LDX	V: Data Reg.		-	-	-	-	10.8 µs	1.0 µs	10.8 µs	1.0 µs
	V: Bit Reg.		-	-	-	-	10.8 µs	1.0 µs	10.8 µs	1.0 µs
	P: Indir. (Data)		-	-	-	-	45.2 µs	1.0 µs	45.2 µs	1.0 µs
	P: Indir. (Bit)		-	-	-	-	45.2 µs	1.0 µs	45.2 µs	1.0 µs
OUT	V: Data Reg.		60 µs	8.4 µs	21 µs	8.4 µs	9.3 µs	1.0 µs	9.3 µs	1.0 µs
	V: Bit Reg.		132 µs	8.4 µs	126 µs	8.4 µs	9.3 µs	1.0 µs	9.3 µs	1.0 µs
	P: Indir. (Data)		162 µs	8.4 µs	112 µs	8.4 µs	35.2 µs	0.9 µs	35.2 µs	0.9 µs
	P: Indir. (Bit)		239 µs	8.4 µs	222 µs	8.4 µs	35.2 µs	0.9 µs	35.2 µs	0.9 µs
OUTD	V: Data Reg.		68 µs	8.4 µs	26 µs	8.4 µs	10.2 µs	1.0 µs	10.2 µs	1.0 µs
	V: Bit Reg.		276 µs	8.4 µs	235 µs	8.4 µs	10.2 µs	1.0 µs	10.2 µs	1.0 µs
	P: Indir. (Data)		196 µs	8.4 µs	116 µs	8.4 µs	35.8 µs	0.9 µs	35.8 µs	0.9 µs
	P: Indir. (Bit)		384 µs	8.4 µs	331 µs	8.4 µs	35.8 µs	0.9 µs	35.8 µs	0.9 µs



## Accumulator Data Instructions (cont'd)

Accumulator/Stack Load and Output Data Instructions			D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
OUTF	1st	2nd								
	X, Y, C	K: Constant	-	-	$53 \mu\text{s} + 7 \mu\text{s} \times N$	8.4 $\mu\text{s}$	$54 \mu\text{s} + 1.0 \mu\text{s} \times N$	0.9 $\mu\text{s}$	$54 \mu\text{s} + 1.0 \mu\text{s} \times N$	0.9 $\mu\text{s}$
OUTL	V: Data Reg.		-	-	-	-	-	-	13.5 $\mu\text{s}$	1.0 $\mu\text{s}$
	V: Bit Reg.		-	-	-	-	-	-	13.5 $\mu\text{s}$	1.0 $\mu\text{s}$
OUTM	V: Data Reg.		-	-	-	-	-	-	13.7 $\mu\text{s}$	1.0 $\mu\text{s}$
	V: Bit Reg.		-	-	-	-	-	-	13.7 $\mu\text{s}$	1.0 $\mu\text{s}$
OUTX	V: Data Reg.		-	-	-	-	-	-	17.2 $\mu\text{s}$	1.0 $\mu\text{s}$
	V: Bit Reg.		-	-	-	-	-	-	17.2 $\mu\text{s}$	1.0 $\mu\text{s}$
	P: Indir. (Data)		-	-	-	-	-	-	43.4 $\mu\text{s}$	1.0 $\mu\text{s}$
	P: Indir. (Bit)		-	-	-	-	-	-	43.4 $\mu\text{s}$	1.0 $\mu\text{s}$
POP	None		55 $\mu\text{s}$	7.2 $\mu\text{s}$	50 $\mu\text{s}$	8.4 $\mu\text{s}$	8.4 $\mu\text{s}$	1.0 $\mu\text{s}$	8.4 $\mu\text{s}$	1.0 $\mu\text{s}$

## Logical Instructions

Logical (Accumulator) Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
AND	V: Data Reg.	58 $\mu$ s	10.4 $\mu$ s	54 $\mu$ s	8.4 $\mu$ s	7.9 $\mu$ s	1.0 $\mu$ s	7.9 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.	261 $\mu$ s	10.4 $\mu$ s	145 $\mu$ s	8.4 $\mu$ s	7.9 $\mu$ s	1.0 $\mu$ s	7.9 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)	-	-	162 $\mu$ s	8.4 $\mu$ s	33.4 $\mu$ s	0.9 $\mu$ s	33.4 $\mu$ s	0.9 $\mu$ s
	P: Indir. (Bit)	-	-	241 $\mu$ s	8.4 $\mu$ s	33.4 $\mu$ s	0.9 $\mu$ s	33.4 $\mu$ s	0.9 $\mu$ s
ANDD	V: Data Reg.	-	-	-	-	8.9 $\mu$ s	1.0 $\mu$ s	8.9 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.	-	-	-	-	8.9 $\mu$ s	1.0 $\mu$ s	8.9 $\mu$ s	1.0 $\mu$ s
	K: Constant	53 $\mu$ s	8.4 $\mu$ s	60 $\mu$ s	8.4 $\mu$ s	5.7 $\mu$ s	1.0 $\mu$ s	5.7 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)	-	-	-	-	34.4 $\mu$ s	0.9 $\mu$ s	34.4 $\mu$ s	0.9 $\mu$ s
	P: Indir. (Bit)	-	-	-	-	34.4 $\mu$ s	0.9 $\mu$ s	34.4 $\mu$ s	0.9 $\mu$ s
ANDF	1st X, Y, C, S, T, CT, SP GX, GY	2nd K: Constant	-	-	-	-	-	-	-
			-	-	-	-	21.6 $\mu$ s + 0.9 $\mu$ s x N	1.0 $\mu$ s	21.6 $\mu$ s + 0.9 $\mu$ s x N
ANDS	None	-	-	-	-	-	-	10.0 $\mu$ s	1.0 $\mu$ s
OR	V: Data Reg.	59 $\mu$ s	10.4 $\mu$ s	54 $\mu$ s	8.4 $\mu$ s	8.1 $\mu$ s	1.0 $\mu$ s	8.1 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.	257 $\mu$ s	10.4 $\mu$ s	144 $\mu$ s	8.4 $\mu$ s	8.1 $\mu$ s	1.0 $\mu$ s	8.1 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)	-	-	160 $\mu$ s	8.4 $\mu$ s	33.8 $\mu$ s	0.9 $\mu$ s	33.8 $\mu$ s	0.9 $\mu$ s
	P: Indir. (Bit)	-	-	239 $\mu$ s	8.4 $\mu$ s	33.8 $\mu$ s	0.9 $\mu$ s	33.8 $\mu$ s	0.9 $\mu$ s
ORD	V: Data Reg.	-	-	-	-	9.0 $\mu$ s	1.0 $\mu$ s	9.0 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.	-	-	-	-	9.0 $\mu$ s	1.0 $\mu$ s	9.0 $\mu$ s	1.0 $\mu$ s
	K: Constant	49 $\mu$ s	8.4 $\mu$ s	60 $\mu$ s	8.4 $\mu$ s	5.8 $\mu$ s	1.0 $\mu$ s	5.8 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)	-	-	-	-	34.5 $\mu$ s	0.9 $\mu$ s	34.5 $\mu$ s	0.9 $\mu$ s
	P: Indir. (Bit)	-	-	-	-	34.5 $\mu$ s	0.9 $\mu$ s	34.5 $\mu$ s	0.9 $\mu$ s
ORF	1st X, Y, C, S, T, CT, SP GX, GY	2nd K: Constant	-	-	-	-	-	-	-
			-	-	-	-	20.9 $\mu$ s + 0.9 $\mu$ s x N	1.0 $\mu$ s	20.9 $\mu$ s + 0.9 $\mu$ s x N
ORS	None	-	-	-	-	-	-	10.2 $\mu$ s	1.0 $\mu$ s
XOR	V: Data Reg.	60 $\mu$ s	10.4 $\mu$ s	69 $\mu$ s	8.4 $\mu$ s	8.0 $\mu$ s	1.0 $\mu$ s	8.0 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.	257 $\mu$ s	10.4 $\mu$ s	144 $\mu$ s	8.4 $\mu$ s	8.0 $\mu$ s	1.0 $\mu$ s	8.0 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)	-	-	160 $\mu$ s	8.4 $\mu$ s	33.6 $\mu$ s	0.9 $\mu$ s	33.6 $\mu$ s	0.9 $\mu$ s
	P: Indir. (Bit)	-	-	239 $\mu$ s	8.4 $\mu$ s	33.6 $\mu$ s	0.9 $\mu$ s	33.6 $\mu$ s	0.9 $\mu$ s
XORD	V: Data Reg.	-	-	-	-	9.0 $\mu$ s	1.0 $\mu$ s	9.0 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.	-	-	-	-	9.0 $\mu$ s	1.0 $\mu$ s	9.0 $\mu$ s	1.0 $\mu$ s
	K: Constant	49 $\mu$ s	8.4 $\mu$ s	62 $\mu$ s	8.4 $\mu$ s	5.4 $\mu$ s	1.0 $\mu$ s	5.4 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)	-	-	-	-	34.4 $\mu$ s	0.9 $\mu$ s	34.4 $\mu$ s	0.9 $\mu$ s
	P: Indir. (Bit)	-	-	-	-	34.4 $\mu$ s	0.9 $\mu$ s	34.4 $\mu$ s	0.9 $\mu$ s

## Logical Instructions (cont'd)

Logical (Accumulator) Instructions			D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
XORF	1st	2nd								
	X, Y, C, S, T, CT, SP GX, GY	K: Constant	-	-	-	-	20.9 $\mu$ s + 0.9 $\mu$ s x N	1.0 $\mu$ s	20.9 $\mu$ s + 0.9 $\mu$ s x N	1.0 $\mu$ s
XORS	None		-	-	-	-	-	-	10.1 $\mu$ s	1.0 $\mu$ s
CMP	V: Data Reg.		59 $\mu$ s	10.4 $\mu$ s	69 $\mu$ s	8.4 $\mu$ s	9.4 $\mu$ s	1.0 $\mu$ s	9.4 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.		259 $\mu$ s	10.4 $\mu$ s	115 $\mu$ s	8.4 $\mu$ s	9.4 $\mu$ s	1.0 $\mu$ s	9.4 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)		-	-	130 $\mu$ s	8.4 $\mu$ s	34.9 $\mu$ s	0.9 $\mu$ s	34.9 $\mu$ s	0.9 $\mu$ s
	P: Indir. (Bit)		-	-	211 $\mu$ s	8.4 $\mu$ s	34.9 $\mu$ s	0.9 $\mu$ s	34.9 $\mu$ s	0.9 $\mu$ s
CMPD	V: Data Reg.		63 $\mu$ s	8.4 $\mu$ s	47 $\mu$ s	8.4 $\mu$ s	9.9 $\mu$ s	1.0 $\mu$ s	9.9 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.		257 $\mu$ s	8.4 $\mu$ s	206 $\mu$ s	8.4 $\mu$ s	9.9 $\mu$ s	1.0 $\mu$ s	9.9 $\mu$ s	1.0 $\mu$ s
	K: Constant		54 $\mu$ s	8.4 $\mu$ s	49 $\mu$ s	8.4 $\mu$ s	6.7 $\mu$ s	1.0 $\mu$ s	6.7 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)		-	-	133 $\mu$ s	8.4 $\mu$ s	35.4 $\mu$ s	1.0 $\mu$ s	35.4 $\mu$ s	1.0 $\mu$ s
CMPF	P: Indir. (Bit)		-	-	303 $\mu$ s	8.4 $\mu$ s	35.4 $\mu$ s	1.0 $\mu$ s	35.4 $\mu$ s	1.0 $\mu$ s
	1st	2nd								
	X, Y, C, S, T, CT, SP GX, GY	K: Constant	-	-	-	-	29.2 $\mu$ s + 1.0 $\mu$ s x N	1.0 $\mu$ s	29.2 $\mu$ s + 1.0 $\mu$ s x N	1.0 $\mu$ s
	V: Data Reg.		-	-	-	-	42.8 $\mu$ s	1.0 $\mu$ s	42.8 $\mu$ s	1.0 $\mu$ s
CMPR	V: Bit Reg.		-	-	-	-	42.8 $\mu$ s	1.0 $\mu$ s	42.8 $\mu$ s	1.0 $\mu$ s
	K: Constant		-	-	-	-	38.4 $\mu$ s	1.0 $\mu$ s	38.4 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)		-	-	-	-	69.0 $\mu$ s	1.0 $\mu$ s	69.0 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Bit)		-	-	-	-	69.0 $\mu$ s	1.0 $\mu$ s	69.0 $\mu$ s	1.0 $\mu$ s
CMPS	None		-	-	-	-	-	-	11.2 $\mu$ s	1.0 $\mu$ s

# Math Instructions

Math Instructions (Accumulator)		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
ADD	V: Data Reg.	198 µs	10.6 µs	291 µs	8.4 µs	78.4 µs	0.9 µs	78.4 µs	0.9 µs
	V: Bit Reg.	397 µs	10.6 µs	363 µs	8.4 µs	78.4 µs	0.9 µs	78.4 µs	0.9 µs
	P: Indir. (Data)	-	-	441 µs	8.4 µs	101.2 µs	0.9 µs	101.2 µs	0.9 µs
	P: Indir. (Bit)	-	-	520 µs	8.4 µs	101.2 µs	0.9 µs	101.2 µs	0.9 µs
ADDD	V: Data Reg.	198 µs	8.4 µs	291 µs	8.4 µs	83.3 µs	0.9 µs	83.3 µs	0.9 µs
	V: Bit Reg.	397 µs	8.4 µs	512 µs	8.4 µs	83.3 µs	0.9 µs	83.3 µs	0.9 µs
	K: Constant	188 µs	8.4 µs	298 µs	8.4 µs	67.7 µs	0.9 µs	67.7 µs	0.9 µs
	P: Indir. (Data)	-	-	442 µs	8.4 µs	101.2 µs	0.9 µs	101.2 µs	0.9 µs
	P: Indir. (Bit)	-	-	608 µs	8.4 µs	101.2 µs	0.9 µs	101.2 µs	0.9 µs
SUB	V: Data Reg.	200 µs	10.6 µs	287 µs	8.4 µs	77.4 µs	0.9 µs	77.4 µs	0.9 µs
	V: Bit Reg.	397 µs	10.6 µs	360 µs	8.4 µs	77.4 µs	0.9 µs	77.4 µs	0.9 µs
	P: Indir. (Data)	-	-	434 µs	8.4 µs	95.1 µs	0.9 µs	95.1 µs	0.9 µs
	P: Indir. (Bit)	-	-	513 µs	8.4 µs	95.1 µs	0.9 µs	95.1 µs	0.9 µs
SUBD	V: Data Reg.	198 µs	8.4 µs	288 µs	8.4 µs	82.5 µs	0.9 µs	82.5 µs	0.9 µs
	V: Bit Reg.	392 µs	8.4 µs	504 µs	8.4 µs	82.5 µs	0.9 µs	82.5 µs	0.9 µs
	K: Constant	190 µs	8.4 µs	294 µs	8.4 µs	66.0 µs	0.9 µs	66.0 µs	0.9 µs
	P: Indir. (Data)	-	-	434 µs	8.4 µs	99.7 µs	0.9 µs	99.7 µs	0.9 µs
	P: Indir. (Bit)	-	-	600 µs	8.4 µs	99.7 µs	0.9 µs	99.7 µs	0.9 µs
MUL	V: Data Reg.	497 µs	10.6 µs	311 µs	8.4 µs	266.1 µs	0.9 µs	266.1 µs	0.9 µs
	V: Bit Reg.	483 µs	10.6 µs	385 µs	8.4 µs	266.1 µs	0.9 µs	266.1 µs	0.9 µs
	K: Constant	487 µs	8.4 µs	334 µs	8.4 µs	286.9 µs	0.9 µs	286.9 µs	0.9 µs
	P: Indir. (Data)	-	-	401 µs	8.4 µs	290.0 µs	0.9 µs	290.0 µs	0.9 µs
	P: Indir. (Bit)	-	-	461 µs	8.4 µs	290.0 µs	0.9 µs	290.0 µs	0.9 µs
MULD	V: Data Reg.					839.1 µs	0.9 µs	839.1 µs	0.9 µs
	V: Bit Reg.	-	-	-	-	839.1 µs	0.9 µs	839.1 µs	0.9 µs
	P: Indir. (Data)	-	-	-	-	863.1 µs	0.9 µs	863.1 µs	0.9 µs
	P: Indir. (Bit)					863.1 µs	0.9 µs	863.1 µs	0.9 µs
DIV	V: Data Reg.	909 µs	10.6 µs	601 µs	8.4 µs	363.9 µs	0.9 µs	363.9 µs	0.9 µs
	V: Bit Reg.	1108 µs	10.6 µs	675 µs	8.4 µs	363.9 µs	0.9 µs	363.9 µs	0.9 µs
	K: Constant	699 µs	8.4 µs	573 µs	8.4 µs	384.4 µs	0.9 µs	384.4 µs	0.9 µs
	P: Indir. (Data)	-	-	691 µs	8.4 µs	419.8 µs	0.9 µs	419.8 µs	0.9 µs
	P: Indir. (Bit)	-	-	771 µs	8.4 µs	419.8 µs	0.9 µs	419.8 µs	0.9 µs
DIVD	V: Data Reg.					398.3 µs	0.9 µs	398.3 µs	0.9 µs
	V: Bit Reg.	-	-	-	-	398.3 µs	0.9 µs	398.3 µs	0.9 µs
	P: Indir. (Data)	-	-	-	-	390.9 µs	0.9 µs	390.9 µs	0.9 µs
	P: Indir. (Bit)					390.9 µs	0.9 µs	390.9 µs	0.9 µs
INC	V: Data Reg.					48.5 µs	1.0 µs	48.5 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	48.5 µs	1.0 µs	48.5 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	74.7 µs	1.0 µs	74.7 µs	1.0 µs
	P: Indir. (Bit)					74.7 µs	1.0 µs	74.7 µs	1.0 µs

## Math Instructions (cont'd)

Math Instructions (Accumulator)		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
DEC	V: Data Reg.	-	-	-	-	47.5 µs	1.0 µs	47.5 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	47.5 µs	1.0 µs	47.5 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	71.5 µs	1.0 µs	71.5 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	71.5 µs	1.0 µs	71.5 µs	1.0 µs
INCB	V: Data Reg.	88 µs	10.4 µs	35 µs	8.4 µs	13.2 µs	1.0 µs	13.2 µs	1.0 µs
	V: Bit Reg.	349 µs	10.4 µs	211 µs	8.4 µs	13.2 µs	1.0 µs	13.2 µs	1.0 µs
	P: Indir. (Data)	-	-	126 µs	8.4 µs	38.6 µs	0.9 µs	38.6 µs	0.9 µs
	P: Indir. (Bit)	-	-	307 µs	8.4 µs	38.6 µs	0.9 µs	38.6 µs	0.9 µs
DECB	V: Data Reg.	82 µs	10.4 µs	33 µs	8.4 µs	13.2 µs	1.0 µs	13.2 µs	1.0 µs
	V: Bit Reg.	351 µs	10.4 µs	210 µs	8.4 µs	13.2 µs	1.0 µs	13.2 µs	1.0 µs
	P: Indir. (Data)	-	-	123 µs	8.4 µs	38.0 µs	0.9 µs	38.0 µs	0.9 µs
	P: Indir. (Bit)	-	-	304 µs	8.4 µs	38.0 µs	0.9 µs	38.0 µs	0.9 µs
ADDB	V: Data Reg.	-	-	-	-	24.9 µs	1.0 µs	24.9 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	24.9 µs	1.0 µs	24.9 µs	1.0 µs
	K: Constant	-	-	-	-	23.5 µs	1.0 µs	23.5 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	51.1 µs	1.0 µs	51.1 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	51.1 µs	1.0 µs	51.1 µs	1.0 µs
ADDBD	V: Data Reg.	-	-	-	-	-	-	24.4 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	-	-	24.4 µs	1.0 µs
	K: Constant	-	-	-	-	-	-	20.7 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	-	-	50.7 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	-	-	50.7 µs	1.0 µs
SUBB	V: Data Reg.	-	-	-	-	24.7 µs	1.0 µs	24.7 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	24.7 µs	1.0 µs	24.7 µs	1.0 µs
	K: Constant	-	-	-	-	23.3 µs	1.0 µs	23.3 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	50.6 µs	1.0 µs	50.6 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	50.6 µs	1.0 µs	50.6 µs	1.0 µs
SUBBD	V: Data Reg.	-	-	-	-	-	-	24.2 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	-	-	24.2 µs	1.0 µs
	K: Constant	-	-	-	-	-	-	20.2 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	-	-	50.2 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	-	-	50.2 µs	1.0 µs
MULB	V: Data Reg.	-	-	-	-	10.8 µs	1.0 µs	10.8 µs	1.0 µs
	V: Bit Reg.	-	-	-	-	10.8 µs	1.0 µs	10.8 µs	1.0 µs
	K: Constant	-	-	-	-	8.2 µs	1.0 µs	8.2 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	37.1 µs	1.0 µs	37.1 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	37.1 µs	1.0 µs	37.1 µs	1.0 µs

## Math Instructions (cont'd)

Math Instructions (Accumulator)		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
DIVB	V: Data Reg.	-	-	-	-	28.7 $\mu$ s	1.0 $\mu$ s	28.7 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.	-	-	-	-	28.7 $\mu$ s	1.0 $\mu$ s	28.7 $\mu$ s	1.0 $\mu$ s
	K: Constant	-	-	-	-	26.1 $\mu$ s	1.0 $\mu$ s	26.1 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)	-	-	-	-	54.9 $\mu$ s	1.0 $\mu$ s	54.9 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Bit)	-	-	-	-	54.9 $\mu$ s	1.0 $\mu$ s	54.9 $\mu$ s	1.0 $\mu$ s
ADDR	V: Data Reg.	-	-	-	-	48.1 $\mu$ s	1.0 $\mu$ s	48.1 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.	-	-	-	-	48.1 $\mu$ s	1.0 $\mu$ s	48.1 $\mu$ s	1.0 $\mu$ s
	K: Constant	-	-	-	-	41.7 $\mu$ s	1.0 $\mu$ s	41.7 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)	-	-	-	-	74.3 $\mu$ s	1.0 $\mu$ s	74.3 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Bit)	-	-	-	-	74.3 $\mu$ s	1.0 $\mu$ s	74.3 $\mu$ s	1.0 $\mu$ s
SUBR	V: Data Reg.	-	-	-	-	50.1 $\mu$ s	1.0 $\mu$ s	50.1 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.	-	-	-	-	50.1 $\mu$ s	1.0 $\mu$ s	50.1 $\mu$ s	1.0 $\mu$ s
	K: Constant	-	-	-	-	58.7 $\mu$ s	1.0 $\mu$ s	58.7 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)	-	-	-	-	76.3 $\mu$ s	1.0 $\mu$ s	76.3 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Bit)	-	-	-	-	76.3 $\mu$ s	1.0 $\mu$ s	76.3 $\mu$ s	1.0 $\mu$ s
MULR	V: Data Reg.	-	-	-	-	54.2 $\mu$ s	1.0 $\mu$ s	54.2 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.	-	-	-	-	54.2 $\mu$ s	1.0 $\mu$ s	54.2 $\mu$ s	1.0 $\mu$ s
	K: Constant	-	-	-	-	42.7 $\mu$ s	1.0 $\mu$ s	42.7 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)	-	-	-	-	80.4 $\mu$ s	1.0 $\mu$ s	80.4 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Bit)	-	-	-	-	80.4 $\mu$ s	1.0 $\mu$ s	80.4 $\mu$ s	1.0 $\mu$ s
DIVR	V: Data Reg.	-	-	-	-	50.1 $\mu$ s	1.0 $\mu$ s	50.1 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.	-	-	-	-	50.1 $\mu$ s	1.0 $\mu$ s	50.1 $\mu$ s	1.0 $\mu$ s
	K: Constant	-	-	-	-	58.7 $\mu$ s	1.0 $\mu$ s	58.7 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Data)	-	-	-	-	76.3 $\mu$ s	1.0 $\mu$ s	76.3 $\mu$ s	1.0 $\mu$ s
	P: Indir. (Bit)	-	-	-	-	76.3 $\mu$ s	1.0 $\mu$ s	76.3 $\mu$ s	1.0 $\mu$ s
ADDF	1st X, Y, C, S, T, CT, SP GX, GY	2nd K: Constant	-	-	-	-	-	109.3 $\mu$ s + 0.9 $\mu$ s x N	1.0 $\mu$ s
	1st X, Y, C, S, T, CT, SP GX, GY	2nd K: Constant	-	-	-	-	-	107.3 $\mu$ s + 0.9 $\mu$ s x N	1.0 $\mu$ s
MULF	1st X, Y, C, S, T, CT, SP GX, GY	2nd K: Constant	-	-	-	-	-	352.5 $\mu$ s + 0.8 $\mu$ s x N	1.0 $\mu$ s

## Math Instructions (cont'd)

Math Instructions Accumulator			D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
	1st	2nd								
DIVF	X, Y, C, S, T, CT, SP GX, GY	K: Constant	-	-	-	-	-	-	477.3 $\mu$ s + 0.8 $\mu$ s x N	1.0 $\mu$ s
ADDS	None		-	-	-	-	-	-	99.5 $\mu$ s	1.0 $\mu$ s
SUBS	None		-	-	-	-	-	-	97.5 $\mu$ s	1.0 $\mu$ s
MULS	None		-	-	-	-	-	-	342.5 $\mu$ s	1.0 $\mu$ s
DIVS	None		-	-	-	-	-	-	467.3 $\mu$ s	1.0 $\mu$ s
ADDBS	None		-	-	-	-	-	-	24.3 $\mu$ s	1.0 $\mu$ s
SUBBS	None		-	-	-	-	-	-	23.7 $\mu$ s	1.0 $\mu$ s
MULBS	None		-	-	-	-	-	-	11.7 $\mu$ s	1.0 $\mu$ s
DIVBS	None		-	-	-	-	-	-	29.7 $\mu$ s	1.0 $\mu$ s
SQRTR	None		-	-	-	-	-	-	87.9 $\mu$ s	1.0 $\mu$ s
SINR	None		-	-	-	-	-	-	226.8 $\mu$ s	1.0 $\mu$ s
COSR	None		-	-	-	-	-	-	213.1 $\mu$ s	1.0 $\mu$ s
TANR	None		-	-	-	-	-	-	285.5 $\mu$ s	1.0 $\mu$ s
ASINR	None		-	-	-	-	-	-	489.8 $\mu$ s	1.0 $\mu$ s
ACOSR	None		-	-	-	-	-	-	508.3 $\mu$ s	1.0 $\mu$ s
ATANR	None		-	-	-	-	-	-	317.1 $\mu$ s	1.0 $\mu$ s

## Differential Instructions

Differential Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
STRPD	X, Y, C, S, T, CT	-	-	-	-	5.4 $\mu$ s	5.4 $\mu$ s	5.4 $\mu$ s	5.4 $\mu$ s
STRND	X, Y, C, S, T, CT	-	-	-	-	7.3 $\mu$ s	7.3 $\mu$ s	7.3 $\mu$ s	7.3 $\mu$ s
ORPD	X, Y, C, S, T, CT	-	-	-	-	6.8 $\mu$ s	5.2 $\mu$ s	6.8 $\mu$ s	5.2 $\mu$ s
ORND	X, Y, C, S, T, CT	-	-	-	-	7.1 $\mu$ s	4.9 $\mu$ s	7.1 $\mu$ s	4.9 $\mu$ s
ANDPD	X, Y, C, S, T, CT	-	-	-	-	6.8 $\mu$ s	5.2 $\mu$ s	6.8 $\mu$ s	5.2 $\mu$ s
ANDND	X, Y, C, S, T, CT	-	-	-	-	7.1 $\mu$ s	4.9 $\mu$ s	7.1 $\mu$ s	4.9 $\mu$ s

## Bit Instructions

Bit Instructions (Accumulator)		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
SUM	None	-	-	-	-	-	-	6.7 $\mu$ s	1.0 $\mu$ s
SHFR	V: Data Reg. (N bits)	44 $\mu$ s + 14.6 $\mu$ s x N	10.4 $\mu$ s	35 $\mu$ s + 6 $\mu$ s x N	8.4 $\mu$ s	12.1 $\mu$ s + 0.1 $\mu$ s x N	0.9 $\mu$ s	12.1 $\mu$ s + 0.1 $\mu$ s x N	0.9 $\mu$ s
	V: Bit Reg (N bits)	243 $\mu$ s + 14.6 $\mu$ s x N	8.4 $\mu$ s	110 $\mu$ s + 6 $\mu$ s x N	8.4 $\mu$ s	12.1 $\mu$ s + 0.1 $\mu$ s x N	0.9 $\mu$ s	12.1 $\mu$ s + 0.1 $\mu$ s x N	0.9 $\mu$ s
	K: Constant (N bits)	34 $\mu$ s + 14.6 $\mu$ s x N	8.4 $\mu$ s	35 $\mu$ s + 6 $\mu$ s x N	8.4 $\mu$ s	8.4 $\mu$ s + 0.1 $\mu$ s x N	0.9 $\mu$ s	8.4 $\mu$ s + 0.1 $\mu$ s x N	0.9 $\mu$ s
SHFL	V: Data Reg. (N bits)	44 $\mu$ s + 14.6 $\mu$ s x N	10.4 $\mu$ s	33 $\mu$ s + 6 $\mu$ s x N	8.4 $\mu$ s	12.1 $\mu$ s + 0.1 $\mu$ s x N	0.9 $\mu$ s	12.1 $\mu$ s + 0.1 $\mu$ s x N	0.9 $\mu$ s
	V: Bit Reg (N bits)	243 $\mu$ s + 14.6 $\mu$ s x N	8.4 $\mu$ s	107 $\mu$ s + 6 $\mu$ s x N	8.4 $\mu$ s	12.1 $\mu$ s + 0.1 x N	0.9 $\mu$ s	12.1 $\mu$ s + 0.1 $\mu$ s x N	0.9 $\mu$ s
	K: Constant (N bits)	34 $\mu$ s + 14.6 $\mu$ s x N	8.4 $\mu$ s	33 $\mu$ s + 6 $\mu$ s x N	8.4 $\mu$ s	8.4 $\mu$ s + 0.1 $\mu$ s x N	0.9 $\mu$ s	8.4 $\mu$ s + 0.1 $\mu$ s x N	0.9 $\mu$ s
ROTR	V: Data Reg. (N bits)	-	-	-	-	-	-	16.4 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg (N bits)	-	-	-	-	-	-	16.4 $\mu$ s	1.0 $\mu$ s
	K: Constant (N bits)	-	-	-	-	-	-	12.9 $\mu$ s	1.0 $\mu$ s
ROTL	V: Data Reg. (N bits)	-	-	-	-	-	-	16.4 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg (N bits)	-	-	-	-	-	-	16.4 $\mu$ s	1.0 $\mu$ s
	K: Constant (N bits)	-	-	-	-	-	-	12.7 $\mu$ s	1.0 $\mu$ s
ENCO	None	62 $\mu$ s	7.2 $\mu$ s	98 $\mu$ s	8.4 $\mu$ s	33.9 $\mu$ s	0.9 $\mu$ s	33.9 $\mu$ s	0.9 $\mu$ s
DECO	None	34 $\mu$ s	7.2 $\mu$ s	28 $\mu$ s	8.4 $\mu$ s	5.7 $\mu$ s	1.0 $\mu$ s	5.7 $\mu$ s	1.0 $\mu$ s



## Number Conversion Instructions

Number Conversion Instructions (Accumulator)		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
BIN	None	359 µs	7.2 µs	267 µs	8.4 µs	100.2 µs	0.9 µs	100.2 µs	0.9 µs
BCD	None	403 µs	7.2 µs	383 µs	8.4 µs	95.2 µs	0.9 µs	95.2 µs	0.9 µs
INV	None	27 µs	5.0 µs	12 µs	8.4 µs	2.5 µs	1.0 µs	2.5 µs	1.0 µs
BCDPL	None	296 µs	7.2 µs	69 µs	8.4 µs	75.6 µs	1.0 µs	75.6 µs	1.0 µs
ATH	V	-	-	-	-	-	-	25.4 µs	1.0 µs
HTA	V	-	-	-	-	-	-	25.4 µs	1.0 µs
GRAY	None	-	-	227 µs	9.0 µs	110.8 µs	1.0 µs	110.8 µs	1.0 µs
SFLDGT	None	-	-	258 µs	9.0 µs	23.1 µs	1.0 µs	23.1 µs	1.0 µs
BTOR	None	-	-	-	-	18.6 µs	1.0 µs	18.6 µs	1.0 µs
RTOB	None	-	-	-	-	8.6 µs	1.0 µs	8.6 µs	1.0 µs
RADR	None	-	-	-	-	-	-	51.4 µs	1.0 µs
DEGR	None	-	-	-	-	-	-	81.5 µs	1.0 µs

## Table Instructions

Table Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
FILL	V: Data Reg.	-	-	-	-	-	-	29.4 µs + 8.0 µs x N	1.0 µs
	V: Bit Reg.	-	-	-	-	-	-		-
	K: Constant	-	-	-	-	-	-	26.2 µs + 8.0 µs x N	1.0 µs
	P: Indir. (Data)	-	-	-	-	-	-	55.1 µs + 8.0 µs x N	1.0 µs
	P: Indir. (Bit)	-	-	-	-	-	-	8.0 µs x N	-
FIND	V: Data Reg. (N bits)	-	-	-	-	-	-	66.8 µs	1.0 µs
	V: Bit Reg. (N bits)	-	-	-	-	-	-	66.8 µs	1.0 µs
	K: Constant (N bits)	-	-	-	-	-	-	64.0 µs	1.0 µs
FDGT	V: Data Reg. (N bits)	-	-	-	-	-	-	66.1 µs	1.0 µs
	V: Bit Reg. (N bits)	-	-	-	-	-	-	66.1 µs	1.0 µs
	K: Constant (N bits)	-	-	-	-	-	-	55.2 µs	1.0 µs
FINDB	V: Data Reg. (N bits)	-	-	-	-	-	-	210.8 µs	1.0 µs
	V: Bit Reg. (N bits)	-	-	-	-	-	-	210.8 µs	1.0 µs
	P: Indir. (Data)	-	-	-	-	-	-	237.0 µs	1.0 µs
	P: Indir. (Bit)	-	-	-	-	-	-	237.0 µs	1.0 µs

## Table Instructions (cont'd)

Table Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
MOV	Move V: data reg. to V: data reg	450 $\mu$ s + 17 $\mu$ s x N	6.2 $\mu$ s	586 $\mu$ s + 8 $\mu$ s x N	8.4 $\mu$ s	60.2 $\mu$ s + 9.5 $\mu$ s x N	0.9 $\mu$ s	60.2 $\mu$ s + 9.5 $\mu$ s x N	0.9 $\mu$ s
	Move V: bit reg. to V: data reg.	430 $\mu$ s + 244 $\mu$ s x N	6.2 $\mu$ s	629 $\mu$ s + 114.7 $\mu$ s x N	8.4 $\mu$ s				
	Move V: data reg to V: bit reg.	460 $\mu$ s + 215 $\mu$ s x N	6.2 $\mu$ s	569 $\mu$ s + 94.4 $\mu$ s x N	8.4 $\mu$ s				
	Move V: bit reg. to V:bit reg. N = #of words	490 $\mu$ s + 448 $\mu$ s x N	6.2 $\mu$ s	693 $\mu$ s + 198 $\mu$ s x N	8.4 $\mu$ s				
TTD	V: Data Reg.	-	-	-	-	-	-	66.9 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.							66.9 $\mu$ s	1.0 $\mu$ s
RFB	V: Data Reg.	-	-	-	-	-	-	66.8 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.							66.8 $\mu$ s	1.0 $\mu$ s
STT	V: Data Reg.	-	-	-	-	-	-	67.8 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.							67.8 $\mu$ s	1.0 $\mu$ s
	K: Constant							65.0 $\mu$ s	1.0 $\mu$ s
RFT	V: Data Reg.	-	-	-	-	-	-	51.1 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.							51.1 $\mu$ s	1.0 $\mu$ s
ATT	V: Data Reg.	-	-	-	-	-	-	53.5 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.							53.5 $\mu$ s	1.0 $\mu$ s
	K: Constant							50.8 $\mu$ s	1.0 $\mu$ s
TSHFL	V: Data Reg.	-	-	-	-	-	-	134.0 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.							134.0 $\mu$ s	1.0 $\mu$ s
TSHFR	V: Data Reg.	-	-	-	-	-	-	133.9 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.							133.9 $\mu$ s	1.0 $\mu$ s
ANDMOV	V: Data Reg.	-	-	-	-	-	-	80.2 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.							80.2 $\mu$ s	1.0 $\mu$ s
ORMOV	V: Data Reg.	-	-	-	-	-	-	80.4 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.							80.4 $\mu$ s	1.0 $\mu$ s
XORMOV	V: Data Reg.	-	-	-	-	-	-	80.4 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.							80.4 $\mu$ s	1.0 $\mu$ s
SWAP	V: Data Reg.	-	-	-	-	-	-	84.1 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg.							84.1 $\mu$ s	1.0 $\mu$ s
SETBIT	V: Data Reg. (N bits)	-	-	-	-	-	-	59.5 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg. (N bits)							59.5 $\mu$ s	1.0 $\mu$ s
RSTBIT	V: Data Reg. (N bits)	-	-	-	-	-	-	59.5 $\mu$ s	1.0 $\mu$ s
	V: Bit Reg. (N bits)							59.5 $\mu$ s	1.0 $\mu$ s

## Table Instructions (cont'd)

Table Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
MOVMC	Move V: Data Reg. to EEPROM	-	-	356 $\mu$ s + 7689 $\mu$ s x N	8.4 $\mu$ s	-	-	33.5 $\mu$ s + 10.4 $\mu$ s x N	0.9 $\mu$ s
	Move V: Bit Reg. to EEPROM	-	-	392 $\mu$ s + 7843 $\mu$ s x N	8.4 $\mu$ s	-	-	33.5 $\mu$ s + 10.4 $\mu$ s x N	0.9 $\mu$ s
	Move from EEPROM to V: Data Reg.	250 $\mu$ s + 201 $\mu$ s x N	6.2 $\mu$ s	520 $\mu$ s + 181 $\mu$ s x N	8.4 $\mu$ s	50 $\mu$ s + 15 $\mu$ s x N	1.2 $\mu$ s	33.5 $\mu$ s + 10.4 $\mu$ s x N	0.9 $\mu$ s
	Move from EEPROM to V: Bit Reg. N=#of words	-	-	565 $\mu$ s + 344 $\mu$ s x N	8.4 $\mu$ s	50 $\mu$ s + 15 $\mu$ s x N	1.2 $\mu$ s	33.5 $\mu$ s + 10.4 $\mu$ s x N	0.9 $\mu$ s
LDLBL	K	58 $\mu$ s	8.4 $\mu$ s	56 $\mu$ s	8.4 $\mu$ s	7.4 $\mu$ s	1.5 $\mu$ s	6.4 $\mu$ s	1.3 $\mu$ s

## CPU Control Instructions

CPU Control Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
NOP	None	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0.5 $\mu$ s	0.5 $\mu$ s	0.5 $\mu$ s	0.5 $\mu$ s
END	None	27 $\mu$ s	27 $\mu$ s	16 $\mu$ s	16 $\mu$ s	12.8 $\mu$ s	0 $\mu$ s	12.8 $\mu$ s	0 $\mu$ s
STOP	None	16 $\mu$ s	5 $\mu$ s	15 $\mu$ s	7.4 $\mu$ s	0 $\mu$ s	0.9 $\mu$ s	0 $\mu$ s	0.9 $\mu$ s
RSTWT	None	-	-	19 $\mu$ s	8.4 $\mu$ s	4.7 $\mu$ s	0.9 $\mu$ s	4.7 $\mu$ s	0.9 $\mu$ s

## Program Control Instructions

Program Control Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
GOTO	K	-	-	14 $\mu$ s	8.4 $\mu$ s	5.1 $\mu$ s	4.8 $\mu$ s	5.1 $\mu$ s	4.8 $\mu$ s
LBL	K	-	-	0.6 $\mu$ s	0.6 $\mu$ s	5.7 $\mu$ s	0.0 $\mu$ s	5.7 $\mu$ s	0.0 $\mu$ s
FOR	V, K	-	-	32 $\mu$ s	16.4 $\mu$ s	85.8 $\mu$ s	5.8 $\mu$ s	85.8 $\mu$ s	5.8 $\mu$ s
NEXT	None	-	-	19 $\mu$ s	0 $\mu$ s	10.2 $\mu$ s	0.0 $\mu$ s	10.2 $\mu$ s	0.0 $\mu$ s
GTS	K	-	-	37 $\mu$ s	11.4 $\mu$ s	10.9 $\mu$ s	5.5 $\mu$ s	10.9 $\mu$ s	5.5 $\mu$ s
SBR	K	-	-	0.6 $\mu$ s	0 $\mu$ s	0.5 $\mu$ s	0.0 $\mu$ s	0.5 $\mu$ s	0.0 $\mu$ s
RT	None	-	-	35 $\mu$ s	0 $\mu$ s	9.9 $\mu$ s	0.0 $\mu$ s	9.9 $\mu$ s	0.0 $\mu$ s
RTC	None	-	-	-	-	-	-	11.4 $\mu$ s	5.9 $\mu$ s
MLS	K (1-7)	12 $\mu$ s	12 $\mu$ s	11.5 $\mu$ s	11.5 $\mu$ s	3.7 $\mu$ s	3.7 $\mu$ s	3.7 $\mu$ s	3.7 $\mu$ s
MLR	K (0-7) N=1 to 7	13 $\mu$ s + 2.4 $\mu$ s x N	13 $\mu$ s + 2.4 $\mu$ s x N	12.7 $\mu$ s + 2.3 $\mu$ s x N	12.7 $\mu$ s + 2.3 $\mu$ s x n	3.5 $\mu$ s	3.5 $\mu$ s	3.5 $\mu$ s	3.5 $\mu$ s

## Interrupt Instructions

Interrupt Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
ENI	None	9 $\mu$ s	5 $\mu$ s	10.5 $\mu$ s	8.4 $\mu$ s	5.0 $\mu$ s	1.0 $\mu$ s	5.0 $\mu$ s	1.0 $\mu$ s
DISI	None	8 $\mu$ s	5 $\mu$ s	11 $\mu$ s	8.4 $\mu$ s	5.7 $\mu$ s	0.9 $\mu$ s	5.7 $\mu$ s	0.9 $\mu$ s
INT	0	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s
IRT	None	1.6 $\mu$ s	0 $\mu$ s	8 $\mu$ s	0 $\mu$ s	1.3 $\mu$ s	0 $\mu$ s	1.3 $\mu$ s	0 $\mu$ s
IRTC	None	-	-	-	-	-	-	0.5 $\mu$ s	0 $\mu$ s

## Network Instructions

Network Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
RX	X, Y, C, T, CT, SP, S	-	-	TBD	TBD	251.3 $\mu$ s	1.1 $\mu$ s	251.3 $\mu$ s	1.1 $\mu$ s
	V: Data Reg.					251.3 $\mu$ s	1.1 $\mu$ s	251.3 $\mu$ s	1.1 $\mu$ s
	V: Bit Reg.					251.3 $\mu$ s	1.1 $\mu$ s	251.3 $\mu$ s	1.1 $\mu$ s
	P: Indir. (Data)					270.3 $\mu$ s	1.9 $\mu$ s	270.3 $\mu$ s	1.9 $\mu$ s
	P: Indir. (Bit)					270.3 $\mu$ s	1.9 $\mu$ s	270.3 $\mu$ s	1.9 $\mu$ s
WX	X, Y, C, T, CT, SP, S	-	-	TBD	TBD	252.0 $\mu$ s	2.7 $\mu$ s	252.0 $\mu$ s	2.7 $\mu$ s
	V: Data Reg.					252.0 $\mu$ s	2.7 $\mu$ s	252.0 $\mu$ s	2.7 $\mu$ s
	V: Bit Reg.					252.0 $\mu$ s	2.7 $\mu$ s	252.0 $\mu$ s	2.7 $\mu$ s
	P: Indir. (Data)					271.3 $\mu$ s	3.4 $\mu$ s	271.3 $\mu$ s	3.4 $\mu$ s
	P: Indir. (Bit)					271.3 $\mu$ s	3.4 $\mu$ s	271.3 $\mu$ s	3.4 $\mu$ s

## Intelligent I/O Instructions

Intelligent I/O Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
RD	V: Data Reg.	TBD	TBD	TBD	TBD	385.7 $\mu$ s	1.2 $\mu$ s	385.7 $\mu$ s	1.2 $\mu$ s
	V: Bit Reg.					385.7 $\mu$ s	1.2 $\mu$ s	385.7 $\mu$ s	1.2 $\mu$ s
WT	V: Data Reg.	TBD	TBD	TBD	TBD	385.6 $\mu$ s	1.2 $\mu$ s	385.6 $\mu$ s	1.2 $\mu$ s
	V: Bit Reg.					385.6 $\mu$ s	1.2 $\mu$ s	385.6 $\mu$ s	1.2 $\mu$ s

## Message Instructions

Message Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
FAULT	V: Data Reg.	171 $\mu$ s	8.4 $\mu$ s	23176 $\mu$ s	8.4 $\mu$ s	84.9 $\mu$ s	1.1 $\mu$ s	84.9 $\mu$ s	1.1 $\mu$ s
	V: Bit Reg.	253 $\mu$ s	8.4 $\mu$ s	23206 $\mu$ s	8.4 $\mu$ s	84.9 $\mu$ s	1.1 $\mu$ s	84.9 $\mu$ s	1.1 $\mu$ s
	K: Constant	2798 $\mu$ s	8.4 $\mu$ s	29108 $\mu$ s	8.4 $\mu$ s	80.8 $\mu$ s	1.2 $\mu$ s	80.8 $\mu$ s	1.2 $\mu$ s
DLBL	K	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s
NCON	K	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s
ACON	K	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s
PRINT	Text Data	-	-	-	-	36.3 $\mu$ s	1.1 $\mu$ s	36.3 $\mu$ s	1.1 $\mu$ s

## RLL<sup>PLUS</sup> Instructions

RLL <sup>PLUS</sup> Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
ISG	S	31 $\mu$ s	32 $\mu$ s	28 $\mu$ s	27 $\mu$ s	20.9 $\mu$ s	9.2 $\mu$ s	20.9 $\mu$ s	9.2 $\mu$ s
SG	S	31 $\mu$ s	32 $\mu$ s	28 $\mu$ s	27 $\mu$ s	20.9 $\mu$ s	9.2 $\mu$ s	20.9 $\mu$ s	9.2 $\mu$ s
JMP	S	14 $\mu$ s	8 $\mu$ s	14.3 $\mu$ s	8.4 $\mu$ s	20.9 $\mu$ s	3.7 $\mu$ s	20.9 $\mu$ s	3.7 $\mu$ s
NJMP	S	14 $\mu$ s	8 $\mu$ s	13.3 $\mu$ s	8.4 $\mu$ s	21.0 $\mu$ s	4.0 $\mu$ s	21.0 $\mu$ s	4.0 $\mu$ s
CV	S	43 $\mu$ s	27 $\mu$ s	20 $\mu$ s	20 $\mu$ s	12.1 $\mu$ s	12.1 $\mu$ s	12.1 $\mu$ s	12.1 $\mu$ s
CVJMP	S (N stages, 1 to 16)	33 $\mu$ s + 14.5 $\mu$ s x N	23 $\mu$ s	22.9 $\mu$ s + 6.1 $\mu$ s x N	10 $\mu$ s	11.0 $\mu$ s	11.0 $\mu$ s	11.0 $\mu$ s	11.0 $\mu$ s
BCALL	C	18 $\mu$ s	17 $\mu$ s	17 $\mu$ s	18 $\mu$ s	22.1 $\mu$ s	22.6 $\mu$ s	22.1 $\mu$ s	22.6 $\mu$ s
BLK	C	32 $\mu$ s	30 $\mu$ s	17 $\mu$ s	13 $\mu$ s	17.1 $\mu$ s	14.6 $\mu$ s	17.1 $\mu$ s	14.6 $\mu$ s
BEND	None	17 $\mu$ s	17 $\mu$ s	9 $\mu$ s	9 $\mu$ s	8.7 $\mu$ s	0.0 $\mu$ s	8.7 $\mu$ s	0.0 $\mu$ s

## DRUM Instructions

Drum Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
DRUM	CT	-	-	-	-	265.2 $\mu$ s	48.8 $\mu$ s	265.2 $\mu$ s	48.8 $\mu$ s
EDRUM	CT	-	-	-	-	189.5 $\mu$ s	78.0 $\mu$ s	189.5 $\mu$ s	78.0 $\mu$ s
MDRMD	CT	-	-	-	-	411.3 $\mu$ s	216.4 $\mu$ s	411.3 $\mu$ s	216.4 $\mu$ s
MDRMW	CT	-	-	-	-	378.6 $\mu$ s	147.0 $\mu$ s	378.6 $\mu$ s	147.0 $\mu$ s

## Clock / Calender Instructions

Clock / Calender Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
DATE	V: Data Reg.	-	-	-	-	24.0 µs	1.2 µs	24.0 µs	1.2 µs
	V: Bit Reg.								
TIME	V: Data Reg.	-	-	-	-	50.8 µs	1.2 µs	50.8 µs	1.2 µs
	V: Bit Reg.								

## Modbus Instructions

Modbus Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
MRX	Input, Input Register Coil, Holding Register	-	-	-	-	-	-	120.2 µs	1.3 µs
MWX	Input, Input Register Coil, Holding Register	-	-	-	-	-	-	21.3 µs	1.3 µs

## ASCII Instructions

ASCII Instructions		D2-230		D2-240		D2-250-1		D2-260/D2-262	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
AIN	V	-	-	-	-	-	-	13.9 µs	12.0 µs
AFIND	V	-	-	-	-	-	-	111.5 µs	1.3 µs
AEX	V	-	-	-	-	-	-	111.7 µs	1.3 µs
CMPV	V	-	-	-	-	-	-	12.2 µs	1.3 µs
SWAPB	V	-	-	-	-	-	-	109.8 µs	1.3 µs
VPRINT	Text Data	-	-	-	-	-	-	161.6 µs	1.3 µs
PRINTV	V	-	-	-	-	-	-	163.3 µs	1.3 µs
ACRB	V	-	-	-	-	-	-	3.9 µs	1.1 µs