

INSTRUCTION EXECUTION TIMES



APPENDIX C

In This Appendix...

Introduction	C-2
Instruction Execution Times.....	C-3

Introduction

This appendix contains several tables that provide the instruction execution times for DL105 Micro PLCs. Many of the execution times depend on the type of data used with the instruction. Registers may be classified into the following types:

- Data (word) Registers
- Bit Registers

V-Memory Data Registers

Some V-memory locations are considered data registers, such as timer or counter current values. Standard user V-memory is classified as a V-memory data register. Note that you can load a bit pattern into these types of registers, even though their primary use is for data registers.

The following locations are data registers:

<i>Data Registers</i>	<i>DL105</i>
<i>Timer Current Values</i>	V0–V77
<i>Counter Current Values</i>	V1000–V1077
<i>User Data Words</i>	V2000–V2377 V4000–V4177


V-Memory Bit Registers

You may recall that some of the discrete points such as X, Y, C, etc. are automatically mapped into V-memory (see Appendix E). The following bit registers contain this data:

<i>Data Registers</i>	<i>DL105</i>
<i>Input Points (X)</i>	V40400–V40407
<i>Output Points (Y)</i>	V40500–V40507
<i>Control Relays (C)</i>	V40600–V40617
<i>Timer Status Bits</i>	V41100–V41103
<i>Counter Status Bits</i>	V41140–V41143
<i>Stages</i>	V41000–V41017

How to Read the Tables

Some instructions can have more than one parameter. For example, the SET instruction shown in the ladder program to the right can set a single point or a range of points.



In cases like these, execution times depend on the quantity and type of parameters. The execution time tables list execution times for both situations, as shown below:

SET	1st # → X, Y, C, S 2nd # → X, Y, C, S → (N pt)	17.4 μs 12.0 μs + 5.2 μs x N
RST	1st # → X, Y, C, S 2nd # → X, Y, C, S → (N pt)	19.5 μs 10.5 μs + 5.2 μs x N

Execution depends on the number of locations and types of data used

Instruction Execution Times

Boolean Instructions

Boolean Instructions		DL105	
Instruction	Legal Data Types	Execute	Non Execute
STR	X, Y, C, T, CT, S, SP	3.3 μs	3.3 μs
STRN	X, Y, C, T, CT, S, SP	3.9 μs	3.9 μs
OR	X, Y, C, T, CT, S, SP	2.7 μs	2.7 μs
ORN	X, Y, C, T, CT, S, SP	3.3 μs	3.3 μs
AND	X, Y, C, T, CT, S, SP	2.1 μs	2.1 μs
ANDN	X, Y, C, T, CT, S, SP	2.7 μs	2.7 μs
ANDSTR	None	1.2 μs	1.2 μs
ORSTR	None	1.2 μs	1.2 μs
OUT	X, Y, C	3.4 μs	3.4 μs
OROUT	X, Y, C	8.6 μs	8.6 μs
PD	X, Y, C	13.5 μs	13.5 μs
SET	1st # → X, Y, C, S 2nd # → X, Y, C, S → (N pt)	17.4 μs 12.0 μs + 5.4 μs x N	6.8 μs 6.8 μs
RST	1st # → T, CT 2nd # → T, CT → (N pt)	31.6 μs 17.0 μs + 14.6 μs x N	6.8 μs 6.8 μs
PAUSE	1wd # → Y 2wd # → Y → (N pt)	19.0 μs 15μs + 4μs x N	19.0 μs 15μs + 4μs x N
RST	1st # → X, Y, C, S 2nd # → X, Y, C, S → (N pt)	17.7 μs 10.5 μs + 5.2 μs x N	6.8 μs 6.8 μs

Comparative Boolean Instructions, Continued

Comparative Boolean Instructions			DL105	
Instruction	Legal Data Types		Execute	Non Execute
STRE	1st	→ 2nd		
	V: Data Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	77µs 158µs 57µs	13.8 µs 13.8 µs 13.8 µs
	V: Bit Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	158µs 240µs 139µs	13.8 µs 13.8 µs 13.8 µs
STRNE	1st	→ 2nd		
	V: Data Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	77µs 158µs 57µs	13.8 µs 13.8 µs 13.8 µs
	V: Bit Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	158µs 240µs 139µs	13.8 µs 13.8 µs 13.8 µs
ORE	1st	→ 2nd		
	V: Data Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	75µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs
	V: Bit Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	158µs 239µs 137µs	12.0 µs 12.0 µs 12.0 µs
ORNE	1st	→ 2nd		
	V: Data Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	75µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs
	V: Bit Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	158µs 239µs 137µs	12.0 µs 12.0 µs 12.0 µs
ANDE	1st	→ 2nd		
	V: Data Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	75µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs
	V: Bit Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	158µs 239µs 137µs	12.0 µs 12.0 µs 12.0 µs
ANDNE	1st	→ 2nd		
	V: Data Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	75µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs
	V: Bit Reg.	→ V: Data Reg. V: Bit Reg. K: Constant	158µs 239µs 137µs	12.0 µs 12.0 µs 12.0 µs

Comparative Boolean Instructions, Continued

Comparative Boolean Instructions		DL105	
Instruction	Legal Data Types	Execute	Non Execute
STR	1st → 2nd		
	T, CT. → V: Data Reg. V: Bit Reg. K: Constant	78µs 158µs 57µs	13.8 µs 13.8 µs 13.8 µs
	1st → 2nd		
	V: Data Reg. → V: Data Reg. V: Bit Reg. K: Constant	78µs 159µs 57µs	13.8 µs 13.8 µs 13.8 µs
	V: Bit Reg. → V: Data Reg. V: Bit Reg. K: Constant	159µs 241µs 139µs	13.8 µs 13.8 µs 13.8 µs
	STRN	1st → 2nd	
T, CT. → V: Data Reg. V: Bit Reg. K: Constant		78µs 158µs 57µs	13.8 µs 13.8 µs 13.8 µs
1st → 2nd			
V: Data Reg. → V: Data Reg. V: Bit Reg. K: Constant		78µs 159µs 57µs	13.8 µs 13.8 µs 13.8 µs
V: Bit Reg. → V: Data Reg. V: Bit Reg. K: Constant		159µs 241µs 139µs	13.8 µs 13.8 µs 13.8 µs
OR		1st → 2nd	
	T, CT. → V: Data Reg. V: Bit Reg. K: Constant	75µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs
	1st → 2nd		
	V: Data Reg. → V: Data Reg. V: Bit Reg. K: Constant	75µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs
	V: Bit Reg. → V: Data Reg. V: Bit Reg. K: Constant	158µs 240µs 137µs	12.0 µs 12.0 µs 12.0 µs
	ORN	1st → 2nd	
T, CT. → V: Data Reg. V: Bit Reg. K: Constant		75µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs
1st → 2nd			
V: Data Reg. → V: Data Reg. V: Bit Reg. K: Constant		75µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs
V: Bit Reg. → V: Data Reg. V: Bit Reg. K: Constant		158µs 240µs 137µs	12.0 µs 12.0 µs 12.0 µs

Comparative Boolean Instructions, Continued

<i>Comparative Boolean Instructions</i>		<i>DL105</i>	
<i>Instruction</i>	<i>Legal Data Types</i>	<i>Execute</i>	<i>Non Execute</i>
AND	1st → 2nd		
	T, CT. → V: Data Reg. V: Bit Reg. K: Constant	76µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs
	1st → 2nd		
	V: Data Reg. → V: Data Reg. V: Bit Reg. K: Constant	75µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs
	V: Bit Reg. → V: Data Reg. V: Bit Reg. K: Constant	158µs 240µs 137µs	12.0 µs 12.0 µs 12.0 µs
	ANDN	1st → 2nd	
T, CT. → V: Data Reg. V: Bit Reg. K: Constant	76µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs	
	1st → 2nd		
	V: Data Reg. → V: Data Reg. V: Bit Reg. K: Constant	76µs 158µs 55µs	12.0 µs 12.0 µs 12.0 µs
	V: Bit Reg. → V: Data Reg. V: Bit Reg. K: Constant	158µs 240µs 137µs	12.0 µs 12.0 µs 12.0 µs

Immediate Instructions

<i>Immediate Instructions</i>		<i>DL105</i>	
<i>Instruction</i>	<i>Legal Data Types</i>	<i>Execute</i>	<i>Non Execute</i>
STRI	X	27µs	9.8 µs
STRNI	X	26µs	8.6 µs
ORI	X	27µs	9.8 µs
ORNI	X	26µs	8.6 µs
ANDI	X	25µs	8.0 µs
ANDNI	X	24µs	6.8 µs
OROUTI	Y	45µs	45µs
SETI	1st # → Y 2nd # → Y → (N pt)	25.5 µs 5.5 µs + 20 x N	6.8 µs 6.8 µs
RSTI	1st # → Y 2nd # → Y → (N pt)	25.5 µs 5µs + 20.5 x N	6.8 µs 6.8 µs

Timer, Counter, Shift Register, EDRUM Instructions

<i>Timer, Counter, Shift Register and Drum Instructions</i>			<i>DL105</i>	
<i>Instruction</i>	<i>Legal Data Types</i>		<i>Execute</i>	<i>Non Execute</i>
TMR	1st	→ 2nd		
	T	→ V: Data Reg. V: Bit Reg. K: Constant	75µs 158µs 66µs	31µs 31µs 31µs
TMRF	1st	→ 2nd		
	T	→ V: Data Reg. V: Bit Reg. K: Constant	75µs 158µs 66µs	31µs 31µs 31µs
TMRA	1st	→ 2nd		
	T	→ V: Data Reg. V: Bit Reg. K: Constant	94µs 304µs 95µs	56µs 264µs 45µs
TMRAF	1st	→ 2nd		
	T	→ V: Data Reg. V: Bit Reg. K: Constant	98µs 304µs 95µs	54µs 264µs 49µs
CNT	1st	→ 2nd		
	CT	→ V: Data Reg. V: Bit Reg. K: Constant	68µs 148µs 56µs	61µs 141µs 45µs
SGCNT	1st	→ 2nd		
	CT	→ V: Data Reg. V: Bit Reg. K: Constant	57µs 140µs 46µs	64µs 148µs 53µs
UDC	1st	→ 2nd		
	CT	→ V: Data Reg. V: Bit Reg. K: Constant	103µs 310µs 102µs	74µs 281µs 70µs
SR	C	→ (N points to shift)	30µs + 4.6 µs x N	17.2 µs
EDRUM	CT		320µs	221µs

Accumulator Data Instructions

Accumulator / Stack Load and Output Data Instructions		DL105	
Instruction	Legal Data Types	Execute	Non Execute
LD	V: Data Reg. V: Bit Reg. K: Constant	75µs 158µs 66µs	31µs 31µs 31µs
LDD	V: Data Reg. V: Bit Reg. K: Constant	75µs 158µs 66µs	31µs 31µs 31µs
LDF	1st → 2nd	30µs + 4.6 µs x N	10µs
	X, Y, C, S → K: Constant T, CT, SP → (N pt)		
LDA	O (Octal constant for address)	58µs	8.4 µs
OUT	V: Data Reg. V: Bit Reg. P: Indir (Data) P: Indir (Bit)	60µs 132µs 162µs 239µs	8.4 µs 8.4 µs 8.4 µs 8.4 µs
OUTD	V: Data Reg. V: Bit Reg. P: Indir (Data) P: Indir (Bit)	68µs 276µs 196µs 384µs	8.4 µs 8.4 µs 8.4 µs 8.4 µs
OUTF	1st → 2nd	36µs + 7.6 µs x N	8µs
	X, Y, C, → K: Constant (N pt)		
POP	None	55µs	17.2 µs

Logical Instructions

Logical (Accumulator) Instructions		DL105	
Instruction	Legal Data Types	Execute	Non Execute
AND	V: Data Reg. V: Bit Reg.	63µs 261µs	10.4 µs 10.4 µs
ANDD	K: Constant	53µs	8.4 µs
OR	V: Data Reg. V: Bit Reg.	59µs 257µs	10.4 µs 10.4 µs
ORD	K: Constant	49µs	8.4 µs
XOR	V: Data Reg. V: Bit Reg.	60µs 257µs	10.4 µs 10.4 µs
XORD	K: Constant	49µs	8.4 µs
CMP	V: Data Reg. V: Bit Reg.	59µs 259µs	10.4 µs 10.4 µs
CMPD	V: Data Reg. V: Bit Reg. K: Constant	63µs 257µs 54µs	8.4 µs 8.4 µs 8.4 µs

Math Instructions

Math Instructions (Accumulator)		DL105	
Instruction	Legal Data Types	Execute	Non Execute
ADD	V: Data Reg. V: Bit Reg.	198µs 397µs	10.6 µs 10.6 µs
ADDD	V: Data Reg. V: Bit Reg. K: Constant	198µs 397µs 188µs	8.4 µs 8.4 µs 8.4 µs
SUB	V: Data Reg. V: Bit Reg.	200µs 397µs	10.6 µs 10.6 µs
SUBD	V: Data Reg. V: Bit Reg. K: Constant	198µs 392µs 190µs	8.4 µs 8.4 µs 8.4 µs
MUL	V: Data Reg. V: Bit Reg. K: Constant	497µs 483µs 487µs	10.6 µs 10.6 µs 8.4 µs
DIV	V: Data Reg. V: Bit Reg. K: Constant	909µs 1108µs 899µs	10.6 µs 10.6 µs 8.4 µs
INCB	V: Data Reg. V: Bit Reg.	83µs 349µs	10.4 µs 10.4 µs
DECB	V: Data Reg. V: Bit Reg.	82µs 351µs	10.4 µs 10.4 µs

Appendix C: Instruction Execution Times

Bit Instructions

<i>Bit Instructions (Accumulator)</i>		<i>DL105</i>	
<i>Instruction</i>	<i>Legal Data Types</i>	<i>Execute</i>	<i>Non Execute</i>
SHFR	V: Data Reg. (N bits)	44 μ s + 14.6 x N	10.4 μ s
	V: Bit Reg. (N bits)	243 μ s + 14.6 x N	10.4 μ s
	K: Constant (N bits)	34 μ s + 14.6 x N	8.4 μ s
SHFL	V: Data Reg. (N bits)	44 μ s + 14.6 x N	10.4 μ s
	V: Bit Reg. (N bits)	243 μ s + 14.6 x N	10.4 μ s
	K: Constant (N bits)	34 μ s + 14.6 x N	8.4 μ s
ENCO	None	62 μ s	7.2 μ s
DECO	None	34 μ s	7.2 μ s

Number Conversion Instructions

<i>Number Conversion Instructions (Accumulator)</i>		<i>DL105</i>	
<i>Instruction</i>	<i>Legal Data Types</i>	<i>Execute</i>	<i>Non Execute</i>
BIN	None	359 μ s	7.2 μ s
BCD	None	403 μ s	7.2 μ s
INV	None	27 μ s	5.0 μ s

Table Instructions

<i>Table Instructions</i>		<i>DL105</i>	
<i>Instruction</i>	<i>Legal Data Types</i>	<i>Execute</i>	<i>Non Execute</i>
MOV	Move V: Data Reg. to V: Data Reg.	450 μ s + 17 x N	6.2 μ s
	Move V: Bit Reg. to V: Data Reg.	430 μ s + 244 x N	6.2 μ s
	Move V: Data Reg. to V: Bit Reg.	460 μ s + 215 x N	6.2 μ s
	Move V: Bit Reg. to V: Bit Reg. N= # of Words	490 μ s + 448 x N	6.2 μ s
MOVMC	Move V: Data Reg. to E2.	—	—
	Move V: Bit Reg. to E2	—	—
	Move E2 to V: Bit Reg.	250 μ s + 201 x N	6.2 μ s
	Move E2 to V: Bit Reg. N= # of Words	—	—
LDLBL	K	58 μ s	8.4 μ s

CPU Control Instructions

<i>CPU Control Instructions</i>		<i>DL105</i>	
<i>Instruction</i>	<i>Legal Data Types</i>	<i>Execute</i>	<i>Non Execute</i>
NOP	None	0µs	0µs
END	None	27µs	27µs
STOP	None	16µs	5µs

Program Control Instructions

<i>Program Control Instructions</i>		<i>DL105</i>	
<i>Instruction</i>	<i>Legal Data Types</i>	<i>Execute</i>	<i>Non Execute</i>
MLS	K (1–7)	12µs	12µs
MLR	K (0–6) N= 1 to 7	13µs + 2.4 x N	13µs + 2.4 x N

Interrupt Instructions

<i>Interrupt Instructions</i>		<i>DL105</i>	
<i>Instruction</i>	<i>Legal Data Types</i>	<i>Execute</i>	<i>Non Execute</i>
ENI	None	9µs	5µs
DISI	None	8µs	5µs
INT	00	0µs	0µs
IRT	None	1.6 µs	—

Message Instructions

<i>Message Instructions</i>		<i>DL105</i>	
<i>Instruction</i>	<i>Legal Data Types</i>	<i>Execute</i>	<i>Non Execute</i>
FAULT	V: Data Reg. (N bits) V: Bit Reg. (N bits) K: Constant (N bits)	171µs 253µs 2798µs	8.4 µs 8.4 µs 8.4 µs
DLBL	K	0µs	0µs
NCON	K	0µs	0µs
ACON	K	0µs	0µs

RLPLUS Instructions

<i>RLPLUS Instructions</i>		<i>DL105</i>	
<i>Instruction</i>	<i>Legal Data Types</i>	<i>Execute</i>	<i>Non Execute</i>
<i>ISG</i>	S	31μs	32μs
<i>SG</i>	S	31μs	32μs
<i>JMP</i>	S	14μs	8μs