
## Index

Boolean Instructions, 9-3, 11-4-11-18



## C Α Communication, instructions, 11-52 Accumulator load and output instructions, 11-25 Communication Port logic instructions, 11-30 data format. 3-13 operations, 9-10-9-13 DL340, 3-12 shifting bits in, 11-42 DL340 port diagrams, 3-13 master / slave selection, 3-13 Adding Numbers, 11-34 response delay time, 3-13 Agency Approvals, 2-7 Comparative Boolean Instructions, 11-19-11-21 Aliases, 8-25 in stages, 10-18, 12-12-19 Auxiliary Functions, 3-17 Configuration, I/O examples, 4-17-4-25 Control Relays, 8-21 Converting Number Formats, 11-44-11-49 В Counters, 8-22, 9-9, 11-23 in stages, 10-15, 12-19 Bases expansion, 4-14 **CPU** I/O supported, 4-8 auxiliary functions, 3-17 installation spacing, 2-4 battery, 3-14 installing modules, 2-10 clearing memory, 3-21 local, 4-14 features, 3-2 mounting dimensions, 2-10, 4-8 indicators, 13-3-13-6 power budget, 4-26-4-31 memory options, 3-5 power specifications, 2-6 mode setting, 8-4 modes of operation, 3-20, 8-6-8-8 power supply schematics, 4-11 power wiring, 2-11 operating system, 8-3 run relay, 4-12 scan time, 8-16 setting base jumpers, 4-16 setup DL330/DL340P, 3-9 setting switches, 4-16 DL340, 3-10 specifications, 4-10-4-13 DL340 network address, 3-12 Battery, replacement, 3-14, 13-2 setup and system functions, 3-16 Baud Rate, 3-12 specifications, 3-3 switches Bit Operation Instructions, 11-42 DL330/DL330P. 3-9

DL340, 3-10-3-13

D	configuration history, 4-2 derating, 5-10
Data Instructions, 9-12-9-47 in stages, 10-17	discrete input specifications, 6-4-6-15 discrete output specifications, 7-6-7-20
Data Registers, 8-23	example configurations, 4-17-4-25
Derating Characteristics, 5–10	fuse protection, 5-12-5-15 installing, 4-13
Dimensions, 2-7	numbering, 4–13
Discrete Input	placement, 4-4-6
specifications, 6-4-6-15	point requirements, 4-3
terminology, 6-2	power requirements, 4-27-4-29
Discrete Memory, 8–19	response time, 8-14 selection considerations, 5-2
Discrete Output	sinking and sourcing circuits, 5-2
specifications, 7-6-7-20	solid state field devices, 5-9
terminology, 7-2	testing outputs, 13-8
Dividing Numbers, 11-40	troubleshooting, 13-10
	update sequence, 8-8
E	wiring guidelines, 2-12, 5-11
EEPROM, 3-5	Indicators, CPU, 13-3-13-6
Enclosures, selection, 2-7	Input Modules
End Instruction, 9-3	specifications, 6-4-6-15
Environmental Specifications, 2-6	wiring diagrams, 6-4-6-15
Error Codes, B-2	Installation
Execution Times, 8–18, C–2–C–9	base mounting dimensions, 2-10
	base power wiring, 2-11
Expansion Bases, 4-14-4-15	base wiring, 4-7-4-9
_	component dimensions, 2-7
F	DL330/DL330P setup, 3-9 DL340 setup, 3-10
Foult Magazages 11 FG	grounding, 2–4
Fault Messages, 11–56	I/O modules, 4-13
Flowchart Programming, 10-26	I/O wiring guidelines, 2-12
Forcing I/O, 8-10	installing modules, 2-10
Fuses	local and expansion bases, 4-14
I/O protection, 5–12	panel design specifications, 2-4 setting CPU switches, 3-9-3-12
power supply, 13-4	setting OPO switches, 3-9-3-12
	Instruction, execution times, 8-18, C-2-C-9
G	Last office Oat Sale at 10
Grounding, 2-4	Instruction Set, index, 11-3
Grounding, 2-4	Instructions
_	accumulator load and output, 11-25
I	accumulator logic instructions, 11-30
I/O Momory 8, 20	bit operations, 11-42
I/O Memory, 8–20	boolean, 11-4-11-18
I/O Modules address switch (base) 4-16	comparative boolean, 11-19-11-21

counters, 11-23 in stages, 12-19	N
end placement, 9-3, 13-13	Network Address, 3-12, 3-13
initial stage, 12-3	Network Instructions, 11-52
jump, 12-5	Noise, reducing problems, 13-11
math, 11-34 messages (fault), 11-56	Not Jump Instruction, 12-5
network communication, 11–52 not jump, 12–5	Number Conversion Instructions, 11-44
number conversion, 11–44 program control, 11–50	0
RLLPLUS, 12-2	Output Modules
shift registers, 11-24 in stages, 12-21	specifications, 7-6-7-20
stage, 12-3	using outputs in stages, 10-12 wiring diagrams, 7-6–7-20
timers, 11-22	Willing diagrams, 7 0 7 20
in stages, 12-18	Р
•	Pause Relay, 13-13
J	Power Budget, 4-26-4-31 worksheet, 4-31
Jump Instruction, 12-5	Power Specifications, 2-6
Jumpers, on bases, 4–16	Power Supply schematics, 4-11 wiring, 4-9-4-12
L	Program Control Instructions, 11-50
Latabing Outputs in stages 10, 14	Program Mode, 8-6
Latching Outputs, in stages, 10–14	Programming
Local Bases, 4-14	accumulator usage, 9-10-9-12 basic concepts, 9-2
М	counters, 9-9 device connections, 3-18 flowchart style, 10-26
Maintenance battery replacement, 13-2 guidelines, 13-2	instruction set index, 11-3 RLL <sup>PLUS</sup> concepts, 10-2–10-37 stack operation, 9-6
Master Control Relays, 11-50	timers, 9-8 troubleshooting, 13-12
Math Instructions, 11-34	PROM Writer Unit, 3-6
Memory	_
battery backup, 3-14 clearing, 3-21	Q
external storage, 3-4–3-6 initialization, 8-5	Quick Start, A-2–A-7
maps, 8-19, 8-25-8-40 options for CPUs, 3-4-3-6	R
PROM Writer Unit, 3-6	RAM, 3-5
retentive, 3-4, 3-11, 8-5	Retentive Memory, 3-4, 3-11
retentive selection switch, 3-9	initialization of, 8-5
volatile and non-volatile, 3-4	selection switch, 3-9
Messages, 11-56	Run Mode, 8-7
Multiplying Numbers 11-38	Bun Belay 4-12

S	DL340 communication, 3-12	
Safety fuses, 5-12 guidelines, 2-2 levels of protection, 2-2 panel design specifications, 2-4 planning for, 2-2 sources of assistance, 2-2	System component dimensions, 2-7 components, 1-4 enclosures, 2-7 environmental specifications, 2-6 operation, 8-2-8-37 panel design specifications, 2-4 power supply requirements, 2-6	
Scan Time, 8-16	power supply requirements, 2-0	
Shift Registers, 8-24, 11-24 in stages, 12-21	<b>-</b>	
Shifting Accumulator Bits, 11-42	Т	
Sinking Circuits, 5–2	Terminology	
Sourcing Circuits, 5-2	discrete input, 6-2 discrete output, 7-2	
Special Registers, 8-24		
Special Relays, 8-24 using the pause relay, 13-13	Timers, 8-22, 9-8, 11-22 in stages, 10-15, 12-18	
Specifications base power, 2-6 CPU, 3-3 discrete input modules, 6-4-6-15 discrete output modules, 7-6-7-20 environmental, 2-6 panel design, 2-4 power source, 2-6	Troubleshooting  See also Indicators I/O modules, 13-10 noise problems, 13-11 programs, 13-12 testing outputs, 13-8	
Stages, 8-23 activating, 10-8 activating with power flow, 10-11	U	
execution rules, 10-7 flowchart view, 10-26 instructions, 12-3 numbering, 10-6 parallel branching concepts, 10-19 resetting stages, 12-11 setting, 10-10 setting stages, 12-11	UVPROM, 3-5 comparing to the CPU, 3-8 copying CPU program to, 3-7 erasing, 3-8 installing in CPU, 3-9, 3-10 loading program to CPU, 3-8	
unusual operations, 10-24 using bits as contacts, 10-22, 12-7-12-10 using comparative boolean in, 10-18 using data instructions in, 10-17	W	
using initial, 10–8 using outputs in, 10–12	Weights, D-2	
using to latch outputs, 10-14	Wiring	
using with jump instructions, 10–9	base power, 2-11 bases, 4-7-4-9 I/O guidelines, 5-11	
Storing Programs, 3-4–3-8 Subtracting Numbers, 11-36		
Switches, CPU	I/O modules, 2-12	
DL330/DL330P, 3-9 DL340, 3-10	run relay, 4-12 Word Memory, 8-19	